

NAVAL PUSTGRADUATE SCHOOL MONTEREY, CALIF. 93940





# NAVAL POSTGRADUATE SCHOOL Monterey, California



# THESIS

IMPLEMENTATION OF A REAL-TIME,
DISTRIBUTED OPERATING SYSTEM
FOR A MULTIPLE COMPUTER SYSTEM

by

Stephen G. Klinefelter
June, 1982

Thesis Advisor:

Dr. Uno R. Kodres

Approved for public release, distribution unlimited

T205440



ECURITY CLASSIFICATION OF THIS PAGE (When Dele I		READ INSTRUCTIONS		
REPORT DOCUMENTATION	PAGE	BEFORE COMPLETING FORM		
REPORT NUMBER	2. GOVT ACCESSION HO.	3. RECIPIENT'S CATALOG NUMBER		
Implementation of a Real-time, Dis Operating System for a Multipl System	s. Type of Report & Period Covered M. S. Thesis June. 1982 6. Performing org. Report Number			
Ацтнова Stephen Graham de Grimaldi Klinefe	elter	8. CONTRACT OR GRANT NUMBER(*)		
Naval Postgraduate School Monterey, California 93940	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS			
Naval Postgraduate School Monterey, California 93940		June, 1982  13. NUMBER OF PAGES  171		
. MONITORING AGENCY NAME & ADDRESS(II dillorer	it from Controlling Office)	Unclassified		

Approved for public release, distribution unlimited

- 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)
- 18. SUPPLEMENTARY NOTES
- 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Operating system, microcomputers, real-time processing, multiprocessing, distributed computer networks

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

This thesis presents extensions to an implementation of a kernel in a realtime distributed operating system for a microcomputer based multiprocessor system.

The operating system, MCORTEX, is a 2 level, hierarchically structured loop free, system that permits logical distribution of the kernel in the address space of each process. The design is based on segmented address spaces and per process stacks. Process synchronization is achieved through sequencers and MCORTEX is resident in the local memory of each microcomputer but eventcounts.



system data is maintained in shared global memory.

MCORTEX has been extended to include a system monitor process which allows stopping the system to examine any memory, shared or local, from any location. The system can then be restarted without reinitializing each micorcomputer.

This system particularly supports applications where jobs are partitioned into a set of multiple interacting asynchronous processes. The system is

currently implemented on INTEL 86/12A single-board computers.



Approved for public release; Distribution unlimited

Implementation of a Real-time, Distributed Operating System for a Multiple Computer System

bу

Stephen Klinefelter
Captain, United States Army
B.S., Virginia Military Institute, 1974

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL June, 1982



#### ABSTRACT

This thesis presents extensions to an implementation of a kernel in a real-time distributed operating system for a microcomputer based multi-processor system.

MCORTEX. is 2 operating system, loop free, system that permits hierarchically structured, logical distribution of the kernel in the address space process. The design is based on segmented address spaces and per process stacks. Process synchronization achieved through sequencers eventcounts. MCORTEX is and resident in the local memory of each microcomputer but system data is maintained in shared global memory.

MCORTEX has been extended to include a system monitor process which allows stopping the system to examine any memory, shared or local, from any location. The system can then be restarted without reinitializing each microcomputer.

This system particularly supports applications where jobs are partitioned into a set of multiple interacting asynchronous processes. The system is currently implemented on INTEL 86/12A single-board computers.



# DISCLAIMER

Many terms used in this thesis are registered trademarks of commercial products. Rather than attempt to cite each individual occurence of a trademark, all registered trademarks appearing in this thesis will be listed below, following the firm holding the trademark:

INTEL Corporation, Santa Clara, California

INTEL MULTIBUS

iSBC 86/12A INTELLEC MDS

ISIS-II PL/M-86

8086 MCS-86



# TABLE OF CONTENTS

I.	INT	RODU	CTION								10
	Α.	GENE	ERAL	DISCU	SSION	I					10
	В.	BAC	KGROU	ND							11
	С.	STRU	UCTUR	E OF	THE T	HESI	S				14
II.	BAS	IC D	ESIGN	CONC	EPTS-						<b></b> 16
	Α.	PRO	CESS	STRUC	TURE-						<b></b> 16
	В.	VIR	TUAL	PROCE	SSORS	SANE	SCHE	DULING			<b></b> 18
	С.	MULT	TIPLE	XING-							<b></b> 20
	D.	MULT	TIPRO	CESSI	NG						22
	E.	COM	MUNIC	ATION	AND	SYNC	HRONI	ZATION			<b></b> 23
III	. MUL	TIPRO	OCESS	OR AR	CHITE	CTUF	E				26
	Α.	HARI	DWARE	REQU	IREME	NTS-					<b></b> 26
		1.	Shar	ed Gl	obal	Memo	ry				<b></b> 26
		2.	Sync	hroni	zatio	n Su	pport				27
		3.	Inte	r-Pro	cesso	or Co	mmuni	cation			<b></b> 28
	В.	HARI	DWARE	CONF	IGURA	MOITA	i				<b></b> 28
		1.	Syst	em Co	nfigu	rati	on				<del></del> 28
		2.	The	8086	Micro	prod	essor				<b></b> 30
		3.	Segm	entat	ion a	ind S	egmen	tation	Registe	rs	31
		4.	The	iSBC8	086/1	2A(S	Single	Board	Compute	r)	<b></b> 35
	С.	PHYS	SICAL	ADDR	ESS C	ENEF	ATION				<b></b> 36
		1.	Gene	ral							<b></b> 36
		2.	Loca	l and	Exte	nded	Addr	esses-			37



		3.	Hardware Connections for Local/Extended	
			Addressing	40
	D.	INT	ERRUPT HARDWARE	41
		1.	Description	41
		2.	Hardware Connections	42
IV.	DET	AILE	D SYSTEM DESIGN AND IMPLEMENTATION	44
	Α.	STR	UCTURE OF THE OPERATING SYSTEM	44
	В.	SYS	TEM DATA BASE	46
		1.	Virtual Processor Map	47
		2.	Eventcount Table	48
		3.	Sequencer Table	48
		4.	Other System Data	49
	С.	LOC	AL DATA BASE	<b></b> 50
	D.	INT	ERRUPT STRUCTURE	50
	Ε.	PRO	CESS STACK	<b></b> 57
	F.	SCH	EDULING	58
	G.	THE	GATE AND GATEKEEPER	<b></b> 59
	Н.	USE	R AVAILABLE SERVICES	60
		1.	Create Eventcount	60
		2.	Advance Eventcount	60
		3.	Await Eventcount	61
		4.	Read Eventcount	61
		5.	Create Sequencer	61
		6.	Ticket Sequencer	62
		7.	Create Process	62
		8.	Preempt Process	63



		9.	Communio	cations	s with	Cons	sole			64
	I.	SYST	EM INIT	IALIZAT	CION A	ND SY	STEM	PROCES	SSES	64
		1.	System 3	Initial	izati	on				64
		2.	Process	Initia	alizat	ion				66
		3.	The Idle	e Proce	ess					67
		4.	The Moni	tor Pr	ocess					67
	J.	МЕТН	ODS AND	FACILI	TIES-					68
		1.	The PL/N	1 <b>-</b> 86 Cc	mpile	r				69
		2.	Link86(I	Linker)						70
		3.	Loc86(Lo	cator)						71
٧.	CON	CLUSI	ONS							73
APF	ENDIX	A SY	STEM IN	TIALIZ	ATION	CHEC	CKLIST	`		<b></b> 75
APF	ENDIX	B SY	STEN IN	TIALIZ	ATION	HARD	WARE	CONNEC	TIONS-	79
APF	ENDIX	C AN	NOTATED	DIRECT	ORY L	ISTIN	IG FOF	R KLINE	F	81
APF	ENDIX	D SB	C861 & 1	THE MCC	RTEX	MONIT	OR			84
APP	ENDIX	E LE	VEL II -	MCOF	RTEX S	OURCE	CODE			<b></b> 86
APF	ENDIX	F LE	VEL I	- MCORT	EX SC	URCE	CODE-			111
APF	ENDIX	G SC	HEDULER	& INTE	RRUPT	HAND	DLER S	OURCE	CODE-	131
APP	ENDIX	H GL	OBAL DAT	CA BASE	AND	INITI	AL PR	OCESS	CODE-	136
APF	ENDIX	I US	ER GATE	MODULE	: souc	RE CO	DE			140
APF	ENDIX	J US	ER PROCE	ESSES I						145
APF	ENDIX	K US	ER PROCE	ESSES I	I					<b></b> 152
APF	ENDIX	L US	ER PROCE	ESSES I	II					164
LIS	T OF	REFER	ENCES							170
INI	TIAL	DISTR	IBUTION	LIST						171



# LIST OF FIGURES

1.	Address Space	<b>-</b> 17
2.	Multiplexing	<b>-</b> 21
3.	Virtual Processor State Transitions	<b>-</b> 21
4.	System Configuration	<b>-</b> 29
5.	8086 16 Bit Registers	<b>-</b> 32
6.	Hardware Interrupt Connections	<b>-</b> 43
7.	Operating System Levels	<b>-</b> 45
8.	Down Load Cable Connenctions	<b>-</b> 80



# I. INTRODUCTION

### A. GENERAL DISCUSSION

This thesis presents extensions to an implementation of a kernel in a real-time distributed operating system for a microcomputer based multi-processor system, called MCORTEX.

As the performance and capabilities of micro-computers continues to improve, it is becoming apparent that many large real-time applications that are managed by large fast mini-computers could be managed by an integrated multi-processor system of less expensive, commercially-available micro-computers. What a single general purpose micro-computer might lack in speed could be compensated for by a system of computers if it is managed by an operating system that allows process synchronization and parallel or concurrent processing.

There are multi-microcomputer systems already in use today in real-time applications. However, in order to accommodate high data input rates and the addition of more processors to the system, custom interconnections often have to be devised so that system performance is not degraded. These custom designs may increase the cost of the system and reduce flexibility in meeting the needs of a variety of applications.



The purpose of this thesis is to continue development of an operating system design that is simple, small, and flexible. A principal goal is to demonstrate the operating system on commercially available, relatively inexpensive general purpose micro-computers requiring the minimum of custom-developed hardware for processor inter-communication and control. It is anticipated that the design will be general in nature in order to be applied towards various real-time applications and implemented on different micro-computer systems with the minimum of modification. The specific goals of this thesis are discussed in the next section concerning the background of the project.

### B. BACKGROUND

The AEGIS weapons system simulation project currently being conducted at the Naval Postgraduate School is attempting to determine the feasibility of raplacing much of the larger and relatively expensive mainframe computer, the AN/UYK-7, with a system of 16 or 32 bit micro computers. Several significant real-time functions of the AEGIS Weapons System are to be duplicated with associated data, inputs, timing, and supporting functions so that a test example can be examined whose performance emulates that of the actual system.

In particular, emulation of the SPY-1A radar, which is a sub-system of AEGIS, is being examined. Signal processing



for long distance low altitude missile detection and target acquisition for tactical missiles requires processing large amounts of collected data in real-time. It is proposed that a system of micro-computers as described above could provide the processing power required to perform concurrent asynchronous computations.

Design of the operating system that would manage such micro-computer system was started by Wasson who defined the detailed design of an operating system tailored to real-time image processing[Ref. 10]. He based his design on a more general model developed by O'Connel and Richardson of the Naval Postgraduate School in 1979. The design was to be applied to the general purpose INTEL iSBC 86/12A micro-computer. This single board micro-computer is based on the 16 bit INTEL 8086 microprocessor. Wasson's design used the MULTICS concepts of segmentation and per process stacks and Reed and Kanodia's enventcount synchronization methods.[Ref. 9: pp.12-13] Rapantzikos began the implementation of Wasson's design[Ref. 11].

The operating system, MCORTEX, at this point used the concept of a "two level traffic controller" to accomplish processor multiplexing among a greater number of eligible processes. This dual-level "processor multiplexing design" allowed the system to treat the two primary scheduling decisions, viz., the scheduling of processes and the



management of processors, at two separate levels of abstraction.

Cox continued the implementation effort of Rapantzikos by greatly simplifying the design of MCORTEX. He placed a higher priority on shortening the execution time in MCORTEX over the possible added security of a two level traffic controller and therefore, reduced the traffic controller to level of abstraction which simplified the one implementation. His other contribution was to add a gatekeeper module to the top of the operating system so that operating system calls were made through a single "gate" and so that the user would not have to concern himself with service codes. The result was a very compact, trimmed down, basic operating system which supports multiprocessors performing multiprocessing. [Ref. 12: pp.13-14] Cox demonstrated MCORTEX with a system of three user processes executing concurrently on two INTEL iSBC86/12A microcomputers connected by the INTEL MULTIBUS.

The specific goals of this thesis are to:

- 1. Test the generality of MCORTEX by expanding the system to several additional micro-computers.
- 2. Expand the system to the extent necessary to provide a means of dynamically interacting with the operating system while it is executing so that efficient testing of the multiprocessor system can be accomplished. Previously, MCORTEX had to be allowed to "run its course"



before examining various structures in system memory. It then had to be completely reloaded and reinitialized to resume execution.

## C. STRUCTURE OF THE THESIS

Chapter I presents a general discussion of the larger, ongoing effort of which this thesis is a part. It also gives a general discussion of the background work that has been accomplished regarding the specific topic of this thesis, the MCORTEX operating system.

Chapter II addresses the overall design philosophy of MCORTEX and its functional requirements. Multiple process communication and synchronization tasks and techniques are included. There is also a discussion of process multiplexing and other utilities support for the user. However, the discussion is limited, inasmuch as three prior theses have devoted their attention to the general design.

Chapter III describes the hardware architecture of the system on which MCORTEX is demonstrated and why this particular micro-computer was chosen.

As the iSBC 86/12A is a developmental system, the first part of Chapter IV outlines the INTEL corporation support systems that make the use of the iSBC 86/12A possible. Chapter IV then addresses the detailed design of MCORTEX. Testing of the previous version, explanations for the path



chosen to implement enhancements, problems encountered, and their implications are discussed.

Chapter V summarizes the testing of the operating system and describes the new capabilities available to the user. Suggestions are also given for future research and testing.



### II. BASIC DESIGN CONCEPTS

### A. PROCESS STRUCTURE

Dividing a job into asynchronous parts and concurrently executing these parts as separate entities offers significant advantages if the job is continuously receiving input and/or processing data. In a single processor the benefits are mainly confined to design simplicity. However, in a multi-processor system these asynchronous parts, or processes, are essential if the system is to take advantage of parallel and pipeline processing.

There are two elements that, together, are sufficient to characterize a process; (1) the process address space and (2) its execution point.

The address space is the set of memory locations that could be accessed during process execution. There exists a possible path to all the memory locations in that space during the life of the process. It is this important characteristic that allows the "distributed" operating system to be viewed as part of the address space of the process. The entire address space can be viewed as having two domains of execution, the user domain and the kernel domain. Entry to the kernel domain of execution is additionally restricted to a single entry point.



This enhances design and ensures a certain measure of security. See Fig. 1.




Fig.1 Address Space

The execution point is characterized by the state of the machine at any particular time and consists of the contents of certain machine registers.

By designing a system as a collection of cooperating processes, system complexity can be greatly reduced. The asynchronous nature of the system can be structured logically by representing each independent sequential task as a process and by providing interprocess synchronization and communication mechanisms to prevent race and deadlock situations during process interactions.



If the processes are confined to well-defined address spaces that do not overlap then they would never interfere with each other. Some controlled form of overlapping of address spaces or sharing must exist if there is to be, as a minimum, coordination between the processes.

#### B. VIRTUAL PROCESSORS AND SCHEDULING

A virtual processor is an abstraction. It is a data structure that contains all the required data that describes the execution point of a process at any given instant. There is a virtual processor for every process but only one real processor. Each real processor has up to a fixed number of virtual processors and each virtual processor has an "affinity" for a particular real processor. This will be explained later in terms of the Virtual Processor Map.

The virtual processor also has use of the process stack which contains the procedure activation records and other necessary data for the execution of the process. In actuality the data structure that represents the virtual processor contains a pointer to this stack. Other data that represents the virtual processor are "priority" of the process it is executing, current state of the virtual processor, and any "event" the virtual processor might be waiting for.

As all virtual processors have the same components, the data structures that represent the virtual processors form



an array or structure called the virtual processor map (VPM). The VPM is used by the scheduler to select the proper eligible process to be executed. After selection, virtual processor's stack is used to restore the real processor to the state when it was last executing that process. This selected virtual processor is now "running" as opposed to "waiting" or being "ready" to run. The real processor, which is a physical object, is always running. In this case the real processor is the INTEL 8086.

It is the abstraction of the real processor that allows multiplexing of several processes on a single processor resource. The high level system calls of the operating system operate on these virtual processors thus making the design independent of the configuration of the hardware. Adding real processors to the system, up to the bandwidth of the system bus, would not affect the user except that he is likely to obtain increased performance.

User services available via procedure calls through the gate can be regarded as an extended instruction set which is available to the virtual processor but not the real processors. Rapantzikos uses, as an example, the "Await" operation. It does not use real processor resources but it does inhibit the use of the real processor by the virtual processor. [Ref. 11: pp.43-44]




#### C. MULTIPLEXING

Multiplexing could also be called multiprogramming and it is facilitated by the abstraction of the real processor described in the previous section. The execution by the virtual processor of a sequence of operations is actually performed by the real processor. However, the sequential operations may be separated by gaps of time when other virtual processors are executing a sequence of operations. This allows efficient use of scarce real processor resources. Figure 2 shows how several virtual processors could be mapped into the operation sequence of one real processor. When each virtual processor is executing on the processor it said to be "bound" to the real processor. The length of each horizontal line represents the amount of time that virtual processor is bound to the real processor. Only one virtual processor can be running at any point in However, any number of virtual processors can be time. ready-to-be-scheduled or waiting for some other event. Figure 3 shows the possible state transitions of a virtual processor.

For a portion of the time that a virtual processor is executing, it could be in the kernel domain of execution. This implementation uses a distributed kernel which is interruptable and loop free. Thus, the virtual processor can be interrupted at almost any point in time and continue on the next time it is scheduled. It should be noted that



loop free indicates a condition in which a module which uses part of a second module cannot in turn be used or called by that second module.



Therefore, multiplexing is the means by which a system which has more processes than it has processors, can efficiently schedule those processes and make effective use of the real processor's time. It also makes the design and



implementation of the operating system easier to understand and document.

#### D. MULTIPROCESSING

In a multi-processor environment, concurrent processing is a natural byproduct. The process structure previously revealed is used to divide a job into separate sequential tasks that can now be scheduled to run concurrently. Although the response time for a job might not decrease, the throughput would increase. Therefore, significant gains in efficiency can be made.

When multiplexing and multiprocessing are combined, a system is obtained with a significant throughput advantage that can react efficiently to asynchronous events. This implementation uses a single, system-wide, preemptive interrupt mechanism to signal the need for rescheduling in the multi-processing environment. Furthermore, the above requirements reinforce the choice of the iSBC86/12A to implement MCORTEX. Commercially-available, general-purpose hardware is available to interconnect the iSBC86/12A microcomputers.

It should be noted that in the interest of keeping MCORTEX small and fast, virtual processors being scheduled on one real processor will never be scheduled on another. This is a result of Cox's work in symplifying the design of MCORTEX. Virtual processors have an "affinity" for the real



processor on which they were originally loaded. It must be remembered that MCORTEX is for a real-time multi-processor environment and scheduling decisions must take the minimum time possible. The memory management functions that would be required otherwise would degrade the performance of the real-time environment.

#### E. COMMUNICATION AND SYNCHRONIZATION

For concurrent processing, a job that is composed of sequential and non-sequential tasks is explicitly divided into an appropriate structure of processes that can run concurrently. Inter-process communication and synchronization are necessary for concurrent processing.

It is the responsibility of the operating system to provide mechanisms for effective communication between cooperating processes. There are two kinds of communications that processes must be able to achieve. There must exist a way for processes to exchange data. This is called inter-process communication. There must also exist a method for processes to order their execution in response to certain events, particularly events affecting the shared memory status and validity. Therefore, to utilize the parallelism and pipelining afforded by multiple processors, a mechanism is required for synchronization between processes. Rapantzikos [Ref. 11] made the decision to use the eventcounts and sequencers of Reed and Kanodia [Ref. 9].



This provides automatic "broadcasting" and supports "parallel signaling". Another reason eventcounts and sequencers were chosen is because in addition to providing synchronization, a history of the jobs execution is maintained.

The synchronization between processes is supported by the "Await", "Advance", and "Preempt" functions. Except for "Preempt", these functions operate on the eventcounts. The "Ticket" function operates on sequencers. Cox [Ref. 12:p.26] mentions that the "Ticket" function applied to sequencers supports the exclusive access of a process to a shared resource. It is also used to provide odered access to the resource on a first come, first served basis.

The number of times an "event" has occurred is represented by an eventcount. Await blocks the currently running process until a threshold value has been reached for a particular eventcount. Advance increments the current value for a particular eventcount. Thus, "Await" and "Advance" can be used to provide cooperation between processes.

"Preempt" forces the scheduling of a high priority process that will then block itself. This is sometimes required for very critical asynchronous processes. However, if there still exists higher priority processes that are ready, they will be scheduled first.



"Preempt" is used sparingly and only for the very highest priority processes normally.

### III. MULTIPROCESSOR ARCHITECTURE

The micro-computer selected to initially implement MCORTEX is the INTEL iSBC86/12A single board computer (SBC). It is based on the INTEL 8086 16 bit micro-processor. Detailed descriptions of all the components of the SBC and the multiprocessor interface, the MULTIBUS, can be found in [Ref. 1] and [Ref. 2].

#### A. HARDWARE REQUIREMENTS

### 1. Shared Global Memory

memory is required in Shared global means for virtual processors implementation as the coordinate their communication with each other. The operating system is resident in the local memory of each real processor where it is a distributed part of the address space of each process associated with that processor. However, data concerning all the virtual processors in the multi-processor system exists as one copy in shared global memory. One of the reasons for keeping all processor data in one structure in global memory is the way the total structure is operated on by various MCORTEX synchronization system calls. Those functions as well as the global data base structure will be detailed in Chapter IV, Section C.



### 2. Synchronization Support

To prevent concurrency problems in the shared global memory, a software lock is used for access to the shared data base. However, the lock itself has to be protected from deadlock and race conditions. Therefore, an indivisible "test and set" mechanism is required. and ASM86 both support this protection device. In PL/M-86, the mechanism is the built-in procedure "Lockset" [Ref. 8:pp.12-14 to 12-15]. In ASM86 support comes in the form of an instruction prefix "lock" [Ref. 5:p.5-94]. "lock" prefix, which is also used in the function "Lockset", causes the system bus, the MULTIBUS, to be locked during the duration of the following instruction. This prevents the interleaving of instructions and/or access by another processor. Therefore, only one processor can access and change the global lock variable at any one time if the above support feature is utilized. By necessary convention, it is the responsibility of the processor who last had access to the lock variable to unlock it. Processors are then assured of mutual exclusion while updating the shared data base. It is worth reiterating that the system bus is locked only during the testing and setting of the software lock and not during the software restricted access to the shared data base. Normal use of the system bus continues while one real processor is accessing that part of shared memory protected by the software lock.



### 3. Inter-processor Communications

Some method of communication between real processors is required if the processes they are executing are going to be synchronized. In the asynchronous real-time environment, the communication will invariably come in the form of an interrupt mechanism. The iSBC86/12A supports many different interrupt schemes. This implementation requires a single system interrupt that any real processor can use to "broadcast" an event. Every other real processor has to be able to recognize it and react to it. This preemptive interrupt signals to the other processors that a possible rescheduling of a virtual processor is necessary. specific interrupt structure in hardware is detailed in this chapter in Section D. The software mechanism that decides which processor should react to the broadcast interrupt signal is detailed in Chapter IV, Section E.


### B. HARDWARE CONFIGURATION

## 1. System Configuration

Figure 4 shows a general drawing of the multi-processor system configuration. The CPU's are iSBC86/12A single board micro-computers that come with 64K bytes of local memory. In Cox's work an inactive iSBC86/12A's memory served as the global memory module [Ref. 12:p.49]. The module was replaced in this implementation with a 32K byte RAM board compatible with MULTIBUS. Communication with each



CPU for the purpose of loading developed software is via the serial port on each SBC.





### 2. The 8086 Microprocessor

The 8086 is well-documented in [Ref. 1] and [Ref. 2]. This section is intended to give general knowledge about the 8086.

The 8086 is a high performance, general purpose microprocessor. The CPU contains an Execution Unit (EU) and a Bus Interface Unit (BIU). The two units operate independently of each other. The EU executes instructions in much the same way as a conventional CPU. But the BIU is dedicated to fetching instructions, reading operands, and writing operands which the EU is executing or operating on respectively. The BIU also "pipelines" or stacks instructions in an internal RAM array to a level of six. Thus, a majority of the fetch time in executing instructions disappears. The number of instructions executed per unit time significantly increases and idle time on the bus is minimized.

The 8086 has a 16 bit data path and address space of one megabyte. The CPU gives direct hardware support to programs written in the high level language, PL/M-86. Those very low level routines that must be written in assembly language are developed in ASM86. The object code modules of each can be linked together without difficulty. The basic instruction set provides for direct operations on memory, to include stack operands. It provides software generated interrupts, byte translations from one code to another,



move, scan, and compare operations for strings up to 64K bytes in length, multiplications and division of binary numbers.


The 8086 has eight 16 bit general registers, four of which are byte addressable. The remaining four are index or pointer registers, which could also be utilized as accumulators like the first four. Figure 5 shows the organization of the 8086 registers and their principal use.

The 8086 has nine status bits that can be set in the flag register which is a 16 bit register. The functions of the status and control bits are listed in Figure 5. One bit, the IF flag or interrupt flag, has special significance. If the flag is "1" it enables maskable interrupts. If it is "0" it disables maskable interrupts. The flag must be initialized for appropriate use in the operating system. The IF flag will be described in greater detail in a later section.

# 3. <u>Segmentation and Segmentation Registers</u>

The 8086 does not support the notion of explicit segmentation. For example, it contains no special hardware to perform memory management functions, segment access checks, or bounds checking. However, addressing is "segment-like" as it is two-dimensional. All addresses are composed of two parts: the base and the offset. 8086 programs view the one megabyte address space of the 8086 as a group of segments that are defined by the application.







The base is an absolute address that points to the low memory end of a segment aligned on 16 byte boundaries. The offset is a 16 bit number that indicates position from the base address. Therefore, any segment can be up to 64K bytes long and consists of contiguous memory. The segment base address can point to any location in the one megabyte address space. As the base segment address can only be 16 bits long, the low four bits are assumed to be zero. Segments may overlap, partially overlap, be adjacent to each other, or be disjoint.

The segment registers contain the various segment base addresses. At any point in time the CPU can address four segments. The function of the segment registers may sometimes alternalte but in this implementation they are used in their default roles. Figure 5 applies to the next several paragraphs.

The code segment register (CS) contains the high 16 bits of the absolute address of the currently executing code segment. The register is used in conjunction with the instruction pointer register (IP) which is an offset value from the contents of the CS register. Together, these registers are used in a similar manner to the program counter of smaller micro-processors. All instructions are fetched from this segment and the IP always points to the next instruction to be fetched.



The data segment register (DS) contains the starting address of the current data segment and generally contains program constants and strings. It is routinely used in conjunction with the source index register (SI) and the destination index register (DI). The DS register may be changed during execution of the program and, normally, each code segment will have an accompanying data segment.

The stack segment register (SS) is used to implement the per process stacks required by MCORTEX. It is used in conjunction with the stack pointer register (SP) and the base pointer register (BP). Rapantzikos had two stacks in effect at any one time in his implementation, a kernel stack and a user stack [Ref. 11:p.74]. When Cox simplified MCORTEX, only one stack remained. As MCORTEX can be viewed part of the process address space, there is only a need for a per process stack. The contents of the SP register indicate an offset in higher memory from the SS register contents. SP points at the current top of the stack which grows towards lower memory and the stack base. Therefore, the initial value of SP indicates the bottom of the stack. BP is kind of a utility marker. The first time it is used, it points to the same location as SP at the beginning of the stack. If for some reason, a group of arguments are pushed on the stack (as in preparation for a procedure call), the contents are pushed on the stack and then BP is updated to equal the current SP (top of the stack). In this way, an



activation record is delineated. When it comes time to discard the arguments, the CPU knows how far back down the stack to go. (In actuality, the SP is updated with the BP value on top of the stack. Nothing is ever erased from the stack. SP and BP are simply constantly manipulated. Growth of the stack will overwrite some locations.) Stacks can be up to 64K bytes long and, like all other segments, can be placed anywhere in the one megabyte address space.

The extra segment register (ES) is typically used for external or shared data, and data storage.

## 4. The iSBC86/12A(Single Board Computer)

The iSBC86/12A is a complete computer capable of stand-alone operation. It is used as the basic processing node of this multiprocessor system. The SBC includes the 16 bit 8086 CPU, 64K bytes of RAM, a serial communications hK9terface, three programmable parallel I/O ports, programmable timers, a programmable interrupt controller, MULTIBUS interface logic, and bus expansion driver for interface with other MULTIBUS compatible expansion boards. There are provisions for the installation of up to 16K bytes of ROM. As MCORTEX progresses it is anticipated that the operating system will be programmed into ROM.

There are three sets of connections that must be made to each SBC. By convention one single board computer, SBC #1, has been selected to provide the MULTIBUS clock signal. Switches and jumpers for extended addressing must



be set and there are three jumpers used to implement the preemptive interrupt system. The system bus clock is provided by jumping the adjacent pins E105 and E106 on SBC#1 ONLY. The latter two sets of connections are explained in the next two sections.

#### C. PHYSICAL ADDRESS GENERATION

### 1. General

There are two methods to specify a memory address. One is the absolute or physical address and the other is the logical address. There is only one physical address that will specify a given memory location but there may be several logical addresses equivalent to one absolute address. Absolute addresses can range from 0 to FFFFFH. The following are two examples of how the processor reconstructs absolute addresses from two-dimensional logical addresses:

a. 1234:0000 b. 1200:0340

It should be noted that the base and offset are held in separate 16 bit registers. The base in both examples is shifted left four bits and then the offset is added. A 20 bit address results which ranges the entire one megabyte address space.

a. 
$$1234$$
 b.  $1200$   $12340<$   $12000<$   $+0000$   $+0340$   $12340$ 

The shifting of the base is what forces the alignment of



segments on 16 byte boundaries. It is apparent that the two different logical addresses are equal to the same absolute address. The above is an extended address because it falls outside the range 0 to FFFFH or 64K byte range of a single processor. Which processor the reference is made to is discussed in the next section.

## 2. Local and Extended Addresses

Addresses outside the range o to FFFFH are extended addresses from the point of view of a single board computer. As the other SBC's also have 64K bytes of local RAM, there must be some way of designating where in the one-megabyte address space they fall. Locally, the SBC does not need or recognize the 20 bit address. If one is specified, the SBC has to know, via the MULTIBUS, where to go. The iBSC86/12A contains jumpers and switches that allow it to translate 20 bit addresses into local memory. If each SBC is configured properly, each 64K byte local RAM could be given a unique identity in the one- megabyte address space as viewed from the MULTIBUS. Those connections are listed in the next section. Understanding how local and extended addressing works, and how absolute addresses are formed from twodimensional addresses is important because the implementation of MCORTEX on the ISBC86/12A depends on it. The next several paragraphs assume that the SBC's have been configured as listed above and that the full 64K bytes of RAM is visible or accessible from the MULTIBUS.



From the point of view of the monitor currently resident in ROM on the SBC, the designer can specify absolute or two-dimension addresses. For example, the display command, "D", can be executed by typing:

a. .D2345 or b. .D0200:0345

The many ways Example (b) could be listed have already been explained in Section A. Example (a) will return the same result. The difference is noted in how the CS and IP registers will be loaded to fetch the contents at that location which, incidentally is in local memory. If Example (a) had been a number greater than FFFFH, the address would have been "wrapped around" to lower memory. For example:

.D12345

would have returned the contents at 2345H, as that was loaded into the SI. DS was assumed to be zero. However, an example such as:

.D1200:0345

would have returned the contents at 12345H, which is external to the local memory. In this implementation, the address would have been on SBC #1 at its local absolute address of 2345H. SBC #1 as viewed from the MULTIBUS, has all of the memory from 10000H to 1FFFFH. A full listing of these translations will be given in the next section.

From the point of view of the HOL, PL/M-86, knowledge of local extended addressing is also important. The compiler represents pointer values differently depending



on options set at compile time. All code compiled for MCORTEX and the user processes must be done with the attribute "LARGE". For example:

:F1:PLM86 PROCESS5.SRC LARGE

will result in the PLM source file "PROCES5.SRC" to be compiled. The attribute "LARGE" indicates to the compiler that references outside the 64K byte range of local memory are to be made, and therefore, address references have to be represented in a certain way. Specifically, pointer variables can now have the value O to FFFFFH and even if the source code contains an absolute reference, it will be represented in memory as two words. The higher two bytes will contain a base value from 0 to FFFFH and the lower two bytes will contain an offset value from 0 to FFFFH. For both the offset and base the least significant 8 bits are in the first byte and the most significant 8 bits are in the second byte. This knowledge was used to implement the diagnostic monitor process so that it could access any memory from any SBC in the multi-processor system. [Ref. 6:pp.B-1 to B-8] [Ref. 7:p.5-4 and 8-1] [Ref. 8:p.4-14 and 8-3]

The locator, "LOC86", also makes use of local and extended addresses. The locator takes an object module that has been linked with necessary modules and resolves all relative references into actual addresses. To maintain the integrity of modules during testing and because it is



necessary to overlay some modules on top of each other, certain segments are "located" at specific addresses. The following example comes from the locate command file actually used to locate the operating system whose file name is "KORE.LNK":

LOC86 KORE.LNK ADDRESSES(SEGMENTS(& STACK(03000H),& INITMOD CODE(02800H),& GLOBALMODULE DATA(0E0000H)))& SEGSIZE(STACK(75H))& RS(0H TO 0FFFH)

Absolute addresses have been specified for two modules and a stack segment. All will be located at local addresses except for the global data base. An external 32K RAM board has been attached to the MULTIBUS to serve as global memory. It will recognize references from the MULTIBUS from E0000H to E7FFFH. The output of this command is the executable code module, KORE, that could then be loaded on all the SBC's. Each SBC would have a copy of MCORTEX in its local memory and each would "know" where to go to find the global data base.

# 3. Hardware Connections for Local/Extended Addressing

The following are the hardware connections needed to set up RAM addresses properly for MULTIBUS interface access. They consist of one jumper connection and eight switch settings on a dual-inline package (DIP) called S1. Each board's full 64K byte RAM is made accessible to the MULTIBUS by setting switches #5 and #6 open on every SBC. Switch #8



on S1 is always open. Switches 1-4 have to do with displacement of the base address as seen from the MULTIBUS. It is necessary to only use switch #1 to indicate a 64K displacement from the top of a selected 128K byte segment in the one-megabyte address space. Switches 3-4 are always open. The jumpers select the 128K byte segment of the one-megabyte address space where the 64K byte RAM will be placed. [Ref. 2:pp.2-7 to 2-9]

Table 1. RAM ADDRESSES(MULTIBUS INTERFACE ACCESS)

SBC #	Switch #1	<u>Jumper</u> <u>Connections</u>	Placement
0	closed	127-128	OOOOOH-OFFFFH
1	open	127-128	10000H-1FFFFH
2	closed	125 <b>-</b> 126	20000H-2FFFFH
3	open	125 <b>-</b> 126	30000H-3FFFFH
4	closed	123 <b>-</b> 124	40000H-4FFFFH
5	open	123 <b>-</b> 124	50000H-5FFFFH
6	closed	121 <b>-</b> 122	60000H-5FFFFH
7	open	121 <b>-</b> 122	70000H-7FFFFH
8	closed	119 <b>-</b> 120	80000H-8FFFFH
9	open	119 <b>-</b> 120	90000H-9FFFFH

#### D. INTERRUPT HARDWARE

### 1. Description

As with most other micro-processors, the 8086 does not possess the capability to directly generate interrupts destined for other devices. This characteristic is needed to implement preemptive scheduling. One of the high bits from one of the parallel ports is used to initiate the interrupt. The MULTIBUS has eight interrupt request lines that can be used, INTRO through INTR7. INTR4 was arbitrarily selected. The output bit from the parallel port must drive



the interrupt request line and it must follow convention by using a negative-going-signal on the MULTIBUS interrupt request line to request interrupt service. A single input nand gate serves to drive and invert the signal onto the MULTIBUS. Likewise, the same interrupt request line must be connected to the programmable interrupt controller (PIC) which recognizes a positive or positive-going-signal to initiate an interrupt sequence with the CPU. By using the single INTR4 line, all SBC's react to the interrupt signal when one board issues it (as well as the one that issued it.) This does not create a problem and it will be explained in the next chapter. In summary, the high bit from a parrallel port is used to broadcast an interrupt signal onto the MULTIBUS INTR4 line which is in turn connected to the PIC.


# 2. <u>Hardware Connections</u>

Figure 6 shows three connections that must be made:

E9 to E13 E69 to E77 E137 to E142

More detailed drawings are contained in [Ref. 2:pp.5-21 to 5-24].







## IV. DETAILED SYSTEM DESIGN AND IMPLEMENTATION

#### A. STRUCTURE OF THE OPERATING SYSTEM


The distributed modules of the operating system create a virtual machine hierarchy which controls process interactions and manages real processor resources. The operating system is not aware of the details of process tasks. It knows each process only as an entry in the virtual process map. It provides processes with scheduling, synchronization, input/output services, and a diagnostic process.

The operating system is constructed in terms of four layers of abstraction. Each layer, or level, builds upon the resources created at lower levels (See Figure 7).

Level 0 is the bare machine which provides the physical resources, real processors and storage, upon which the virtual machine is constructed.

Level I is the scheduler and operating system support functions. This is the first layer of the software. It is closest to the hardware and encompasses the major machine dependent aspects of the system. Since several of its functions are directly involved with the hardware, it was necessary to code some of it in assembly language. This section also contains the "starting point of the operating







system" and a small section of code to initialize physical devices.

Level II is the utilities/services level. All user available services are located here. Input functions were added and the "Preempt" function was corrected and changed to reflect the addition of a new system process.

Level III is the supervisor. It is essentially, the Gatekeeper module of Appendix I, and provides parameter adjustments for services requested by the user and a single entry point link to the operating system "Gatekeeper" in Level II.

Three system processes are "given" to the user. They are system processes as opposed to user processes because they are created by the operating system. The initial process, the idle process, and the new monitor process are scheduled by the same rules as any user process.

#### B. SYSTEM DATA BASE

A software lock is provided for the global data base used by the operating system. It is called "GLOBAL\$LOCK". It has nothing to do with any shared data structures in global memory set up by user processes, but only the system data base, which is resident in shared global memory.



### 1. Virtual Processor Map

The Virtual Processor Map (VPM) is the major data base on which scheduling decisions are based. The table is partitioned into sets of virtual processors. There is one entry in the table for each virtual processor in the system and one virtual processor for each process if it has ever been created. Currently, the table is set to handle ten virtual processors for each real processor. In addition. the table can handle ten real processors. Three process entries occur by default for the idle, initial, and monitor processes. These processes are created and initialized by the operating system. A real processor will have ten contiguous entries in the VPM, seven of which are available to the user. As the VPM is an array of records, the index to each record or virtual processor structure is, in effect, a unique system ID for the virtual processor. Each entry consists of: a process ID given by the user, current state of the process, process priority, an eventcount thread, the threshold value for the event it is waiting for, and the stack segment base address for the process. The virtual ID of FFH and FEH are reserved for the operating process system. FFH is used by the idle process and the initial process. FEH is the unique identifier for the monitor process.



### 2. Eventcount Table

The eventcount table is for synchronization. It is an array set up for 100 possible entries consisting of an event name, current value, and an eventcount thread. Associated with each entry is an index. Each eventcount thread is the start of a blocked linked list. If the thread value is FFH, then that is the end of the list. Otherwise, is equal to some index value in the VPM. That VPM entry, or virtual process, will be active and waiting for a certain threshold value for that eventcount. The VPM entry may itself contain another thread value indicating that some other virtual process is waiting on the same event. However, it could be a different threshold value. Associated with this eventcount array is the variable "Events" which indicates how many active events there are currently in the table.

One event name, FEH, is reserved for the operating system. It is used to block processes that will never be awakened by the normal "Advance" mechanism. The initial process and monitor process are examples. See any INIT module in the appendicies.

# 3. <u>Sequencer Table</u>

The Sequencer Table is used to support process synchronization and ordering. Space is reserved for 100 sequencers. Each entry consists of a sequencer name and a value. Associated with the table is the variable



"SEQUENCERS" which indicates the number of active entries in the table.

### 4. Other System Data

Another structure in shared global memory is the Hardware Interrupt Flag array. There is one flag for every real processor, so the maximum size of the array is ten. The index of the array corresponds to the system unique CPU number for each real processor that is maintained in each local memory.

There are two utility variables kept in the system data base; (1)the number of active real processors, and (2) an array that keeps track of the number of virtual processors active on each real processor. The index of the array corresponds to the system unique CPU number for each real processor.

"CPU\$INIT" is a byte variable that is accessed and incremented once each time a real processor becomes active. It is used to establish the system unique CPU number that is the key to the way all of the information in the system data base is organized. The reason this method is used, as opposed to the "Ticket" operation, is to preserve the hierarchy of the operating system.



### C. LOCAL DATA BASE

The local data base for the operating system is the Processor Data Segment (PRDS). It contains information that applies only to the real processor on which it is resident. It consists of the system unique CPU number, the index of first entry in the VPM for that real processor, the index of the last possible entry in the VPM for that real processor, a counter that reflects the relative amount of time spent in the idle process, and a redundant variable that reflects the number of virtual processors currently assigned to the real processor. This number is maintained in shared memory and it is derivable from the second and third items in the PRDS.

#### D. INTERRUPT STRUCTURE

The operating system controls the multiprocessor environment. A means of communication or signaling between real processors is required. A single, system-wide preemptive interrupt signal is the vehicle to accomplish this. It was arbitrarily chosen to be interrupt-request-4 of the eight available for use. The hardware connections required to implement the system interrupt are described in detail in Chapter III, Section D. Software control is required to ensure that the hardware performs with certain characteristics and to actually issue the interrupt. Several problems were encountered in the testing of this part of the system.



A brief description of the entire interrupt sequence is in order first. The operating system finds, in the course of events, that one or more processes are waiting for event that the currently running process just caused. If any of those waiting processes are associated with the same real processor, then the scheduler will simply be called to make a scheduling decision. If those waiting processes are associated with other real processors, then the operating system has three things to do: (1) It locates the waiting processes in the VPM and changes their state to "ready", (2) It sets the hardware interrupt flag associated with each real processor, and (3) it issues the single system wide interrupt signal to indicate to all processors that a scheduling may be in order. All processors will execute their interrupt handler which in turn will check to see if their respective flags are set. If the flag is set, a call to the scheduler is made. If it isn't, normal execution The adopted convention in this implementation is resumes. that the processor issuing the interrupt never sets its own flag. If it needs rescheduling, the scheduler is called directly.

At this point it would be good to review Figure 2 in Chapter III, Section D. Note the positions of the interrupt driver and the other inverter. There is also a pull-up resistor on the INTR4 line on the MULTIBUS side of the interrupt driver. More complete coverage of the hardware



devices and their programming is given in [Ref. 3:pp.B-106 to B-123] and [Ref. 3:pp.A-136 to A-136] for the PIC. The best reference for the PPI is [Ref. 2].

All of the initialization software for the PPI and PIC is correct. It will be explained at the end of this section. However, the misunderstanding of one of those programmed features caused the poor design of a very small but critical portion of the operating system. There are two procedures that issue interrupts, "Preempt" and "Advance". Cox arranged the instructions for issuance of the interrupt in the following manner:

OUTPUT(PORT\$CC) = RESET; OUTPUT(PORT\$CC) = 80H;

were disabled during In procedure interrupts sequence and in the other they were not. Now they are both disabled consistently. The above sequence is not logical INTR4 line on the MULTIBUS is not reset after because the being used. Thus, no one else can use it. Other processors would not have their interrupts recognized unless original processor that sent an interrupt, reset it. send it, but it would have no effect on a MULTIBUS interrupt line already being held low. That could have disasterous consequences. Cox's demonstration of processors with three processes worked by accident. The sequence was the only way he could get the other processors to recognize interrupt an signal. Supposedly both



processors were issuing interrupts, when in fact only one was. The demonstration appeared to work because of timing. An interrupt signal causes all processors to check the hardware interrupt flags. Therefore, even if an interrupt signal was missed, the hardware interrupt flag was at least set. If the one processor that had control of the interrupt request line could issue another interrupt, then rescheduling would occur none the less. Additionally, the controlling process in Cox's demonstration was ten times as long as the other two combined on the other processor. This combination of features allowed the system to synchronize. The moment additional SBC's were added to the system or the system was loaded down with more processes, it failed to synchronize and the entire system would idle.

The first step in solving the interrupt problem was to reverse the two instructions because that was a requirement for the system to operate asynchronously. Diagnostic hardware was used to determine why no interrupts were recognized from this "correct" sequence. It was found that although the PIC was programmed to be edge triggered, the active level had to be maintained for a short period before the interrupt request was recognized by the CPU. In the corrected sequence, the interrupt request was apparently being removed or reset too quickly. After arbitrarily introducing a delay, all other CPU's recognized the request. It is suggested that an interrupt acknowledge



system of flags be set up so the interrupting CPU will have a positive indication that interrupted processors reacted to the signal.

In testing the generality of MCORTEX once the interrupt problem was tentatively cleared up, additional SBC's were added to the system. It was found that an uninitialized SBC would hold down the INTR4 line. This will kill all communications between processors. If the additional SBC's were loaded with MCORTEX and no user processes, then the system communicated effectively because the operating system would initialize the PIC's and PPI's. This is the reason in Appendix A that any SBC with no user process, "idle CPU's", are initialized first.

MCORTEX has now been tested with four SBC's. One SBC was maintained as an "idle CPU". Three were loaded with five processes. The original three processes of Cox with slight changes were kept. Then an independent system of two processes was added. The two independent systems share one SBC's. In addition, the new system actually demonstrated the sharing and passing of information via common memory. Prior demonstrations only tested syncrhonization. To prevent the system from scheduling processes in a repeated sequence, input was prompted from a user. This new demonstration showed truly asynchronous processes working together and interfering with each other.



However, this demonstration does not guarantee the correct operation of the preemptive interrupt.

A final point needs to be emphasized at this point. The question has been asked, "Will interrupt requests from different processors ever overlap?" The answer is no. They are guaranteed mutual exclusion because the system data structures are locked before the interrupt request is issued. No other single board computer can issue an interrupt until it controls the lock.

To implement the interrupt structure, the PIC and PPI have to be initialized. The triggering mode, interrupt vector table address, and the parallel port mode have to be set. The type (number) of interrupt received is added to the interrupt vector table control word and multiplied by 4. The result points to a 2-word (4-byte) memory space in the interrupt vector table -- called the interrupt vector. The interrupt vector points to the address of the intended interrupt handling procedure. The interrupt vector consists of the offset and code segment base address for the interrupt handler. An interrupt will cause the flag register, CS register, and the IP register to be pushed onto the stack. Then, an indirect call is made through the interrupt vector to the interrupt handler.

Initialization of the 8259 PIC must follow a specific format and sequence. It can require up to four interrupt



control words (IWC) for initialization. In our case, only three are required: IWC1, IWC2, and IWC4.

IWC1 must go to port OCOH. It is 13H. It means edge triggering, no slave PIC's, and IWC3 is not required.

IWC2 must go to port OC2H. It is 40H. It indicates that the interrupt vector table starts at 40H x 4 which is 100H. IWC4 must go to port OC2H. It is OFH. It indicates 8086 mode, automatic end of interrupt, and buffered mode.

The result of the initialization is that in the case of an INTR4, the PIC will perform the following operation:

4x(IWC2+INTR#) = 4x(40H+4) = 110H

The result is that the interrupt vector address for an INTR4 is 110H. The two words residing at 110H and 112H will be used for an indirect call to the INTR4 interrupt handler:

[110H]:[112H]

The starting address of the interrupt handler must be loaded to this vector address.

There are three parallel I/O ports. One bit of one of the ports is used to drive the INTR4 line. Port C and bit 7 are used. See Figure 2 for details on connections. One control word is sent to port OCEH to indicate that port C will be used as an output port. The control word is 80H.



#### E. PROCESS STACK

The per-process stack is used to form a virtual processor which maintains the process state information. This includes the current execution point, the code and data segment base addresses, and in a particular instance, all the working registers. Since this stack reflects the state of the real processor registers at the time of execution, this data structure represents a virtualization of the real processor. By loading the stack segment base location into the SS and restoring the real processor status from the stack contents, the process execution can be continued where it last left off. To change processes, the real processor status is saved on the current process' stack for future use and the new process' stack segment is loaded into SS from the VPM. The real processor status is then restored from this new stack segment.

A three word header is maintained at the stack segment base: stack pointer (SP), base pointer (BP), and interrupt-return-type (INTR\$RET). This header is used to make the proper adjustments and decisions for restoring the hardware condition during scheduling.

Each process must have its own unique stack. The perprocess-stack is automatically blocked out approximately 125 words of user run-time stack.



#### F. SCHEDULING

The scheduler has two different entry points and two different exit points. The difference exists because of the different requirements for saving registers.

A normal entry call by a Level II function does not require any general registers to be saved. The only register which must be explicitly saved on the stack is the data segment register (DS). At this time, INTR\$RET is set to "O", indicating a normal scheduler call. The scheduler executes and process selection and initiation take place.

An interrupt entry call is made through the interrupt handler which checks the hardware interrupt flags to see if it is the one for which the interrupt is intended. If so, all registers are saved in a particular order. INTR\$RET is set to 77H, indicating an interrupt scheduler call. As DS was already saved, the scheduler is entered at a different point to avoid that instruction. Process selection and initiation then take place.

In the common code, the past process' stack status is saved in the stack heading. Also, the return type indicator is saved in the stack header to be used when the process is ever rescheduled. "Getwork" is called to select the highest priority process that is ready to run. The stack segment for the selected process is returned in AX. "Getwork" received the information from the VPM. The scheduler loads AX into the stack segment register. The context has



effectively been switched. The new process' stack condition is restored and the return type indicator is checked to ascertain the circumstances of the process' last run-time termination. If the indication is a normal return, DS is restored and the process returns to its calling point. If the indication is an interrupt return, then all registers are restored and the process returns to its execution point at the time it was interrupted.

The scheduler makes calls to two other utility functions: "RDYTHISVP" and "RET\$VP". "RDYTHISVP" determines which process is currently running by calling "RET\$VP" and sets it to ready.

#### G. THE GATE AND GATEKEEPER

The "Gate" module provides parameter translation and adjustment to facilitate processing. It directly provides the public link with user processes for access to system services. A call to the specific utility function is processed in the "Gate", from which a further call is made to the operating system "Gatekeeper", where a final call is made to the specific procedure processing the requested service. The "Gate" module must have been provided the "Gatekeeper" procedure's address before the "Gate" was compiled. This address is obtained manually from the operating system location map in file: "KORE.MP2" (see end of App. F).



#### H. USER AVAILABLE SERVICES

### 1. Create Eventcount

A process cannot assume that an eventcount it is going to use is already in existence. Any process that will use the eventcount must create it. The procedure is passed one parameter: the name of the event to be created in the eventcount table. It calls "Locate Eventcount" to see if the named event already exists. If not, it enters the name in the table and initializes the entry. It then increments the number of events; "EVENTS". If the named event is found when "Locate Eventcount" is called, it simply returns with no change.

# 2. Advance Eventcount

The "ADVANCE" procedure increments the named eventcount and broadcasts this to the processes awaiting this particular event, via a thread. (See Chapter IV, Section C, Subsection 2 for an explanation of the thread.) To awaken a process, its state is set to ready. If the awakened process is associated with the same real processor, then the scheduler is called to reschedule all eligible processes (ready processes) for the real processor. If the awakened process is associated with another real processor, then the hardware interrupt flag for that real processor is set and an interrupt is issued.



### 3. Await Eventcount

"Await" is passed two arguments; (1) the event's name, and (2) the threshold value of the event it is waiting on. The current value of the named eventcount is checked. If the current value is less than the threshold value, the process is blocked and its state is set to waiting. The blocked process is added to the head of the thread. The scheduler is then called to select another eligible process to run. If the process is not blocked, "Await" executes a return.

### 4. Read Eventcount

"Read" is passed two parameter; (1) the eventcount name, and (2) a return pointer. The procedure obtains the current eventcount value and returns it to the calling process by using the pointer as a base for the value to be returned. With indirect calls, a value can not be returned directly.

# 5. Create Sequencer

"Create Seq" is passed the name of the sequencer to be created. The Sequencer Table is searched by "locate Seq" like the Eventcount Table to see if it exists. If it exists, then a simple return is executed. If it does not exist, the name is entered into the table and the other entries are initialized. The number of entries in the table, "Sequencers", is incremented by one. As with



eventcounts, all processes that use a sequencer must create it first. They can not assume it has already been created.

### 6. Ticket Sequencer

The "Ticket" procedure is passed two parameters; (1) the name of an already created sequencer and (2) a return pointer. Its purpose is to obtain a unique sequential number for the named sequencer. The current value is returned via the base pointer. The sequencer is then incremented. With indirect calls, a value can not be returned directly.

# 7. Create Process

"Create Proc" is called from the initial process or one of the user processes. The parameter passed as input to the "Gatekeeper" is a pointer. The pointer is used as a base to a structure to overlay the data parameters supplied by the user. These user supplied parameters are structured in the "Gate". The parameters are: process ID, process priority, process stack segment location, process IP, and process CS. CS:IP is the starting address of the user process and it is manually obtained from the memory map associated with the process (the map may apply to several processes). Once obtained it is inserted into the initial module that created it. That module must then be recompiled, relinked, and relocated. A per-process stack is established and initialized. The PRDS table and number of virtual processors on this real processor is updated.



### 8. Preempt Process

"Preempt" is passed only the name of the process to be preempted. It searches the VPM for the process ID. When found, the process is set to ready and the scheduler is called or the processor is interrupted depending on whether the preempted process is the same real processor or not. "Preempt" is intended for high priority processes that block themselves when finished.

"Preempt" was chosen as the vehicle to implement the second goal of this thesis. Thus, the existing frame work of the operating system was used to implement the "Monitor Process". The procedure has a second part that is executed if the process name is "FEH". That name has been reserved for the "Monitor Process" which is described in the next The "Monitor Process" is a high priority diagnostic tool given to the user. Like the other system processes, the "Idle Process" and the "Initial Process", the process is associated with every real processor. "Preempt" has to search each real processor's set of entries in the VPM to find each "Monitor Process" and set each one to ready. It must set the hardware interrupt flags of the other real processors, but not its own. It issues an interrupt and all the other real processors are forced into the highest priority process, the "Monitor Process". For itself, the scheduler is called and it goes into the monitor process. With the input services that have been added to



MCORTEX, the monitor can be scheduled via "Preempt" on a regular basis or by request.

# 9. Communications with Console

ASCII output is by single character or line. "Out Char" is given a single byte value and "Out Line" is given a pointer to the beginning of a string. The string should end in "%" which will stop output. Any ASCII output can be stopped at the CRT by a "^S" which also freezes the process. ASCII output is resumed with a "^Q". This ability is useful to freeze diagnostic output for study.

ASCII input is by single character and it is not echoed. "In Char" could easily be used to fill a buffer for line input. Once "In Char" has been invoked, the procedure waits for the character. An additional service should probably be added that does not wait.

Hexadecimal input and output exists for byte and word values in: "Out Num", "Out Dnum", "In Num", and "In Dnum". Output is interruptable. Input is echoed for both byte and word values. Illegal characters are ignored.

#### I. SYSTEM INITIALIZATION AND SYSTEM PROCESSES

# 1. System Initialization

The starting address for initiating the operating system is found in the operating system memory map in file: "KORE.MP2" (See App. F). It is usually 100:30. When the system is initiated, by issuing the monitor command,



.G100:30<cr>, the operating system initialization routine is executed. The PPI and PIC are initialized as discussed in Chapter IV, Section E.

Next a unique, sequential number is obtained and used to initialize the "CPU\$NUMBER in the PRDS table for this processor. This is the identity of this real processor and is the key to the location of entries in the VPM. The PRDS is further initialized by using the "CPU\$NUMBER" to calculate the beginning and ending locations in the VPM for this processor and by setting the number of virtual processors on this real processor to three.

The VPM is then initialized for the three system processes. The number of real processors in the system, "NR\$RPS", is updated to indicate another processor has been added to the system. ("CPU\$INIT" could have been used.) All hardware interrupt flags are cleared and the scheduler is called.

The stack used during the initialization is the kernel stack, which is located at the location specified in the execution of "LOC86" (see App. F). In this case, the kernel stack is at 3000H and its size is 75H. In order to initialize the stack segment, SS, and stack pointer, SP, the initialization routine code cannot be in a procedure block. It must be coded as the main routine operating system ("KORE") module. Neither the initialization routine or the kernel stack is used again during the system run time.



### 2. Process Initialization

When the operating system initialization routine is completed, it calls the scheduler. The scheduler selects the highest priority ready process to run. Initially, that will always be the initial process. This process is intended to be the vehicle by which the user processes are established in the tables of the operating system. It is assumed that the programs are already loaded in memory as characterized in the creation specification.

During the linking and locating of the operating system, the file, "INITK", was included and located at 2800H. This file acts as a dummy to establish the space and starting location for the operating system's reference. It is a valid initial process module, but it will normally be overlayed by an "INIT" procedure modified and loaded by the user. The user must locate his "INIT" module at 2800H in this implementation.

The "INIT" file must fit the prescribed format as provided and enough space must be reserved for it by the locate command. The user only modifies one area of the file. He provides the absolute parameters required in the call to the "Create Proc" procedure. One call must be made for each process. The user can create up to 7 processes per real processor for a system total of 70.

Also, of concern to the user, is the intended stack location. At the desired stack location, the user must



allow enough space for a stack of 120H bytes. The user process must be coded in procedure blocks so the stack segment, SS, and the stack point, SP, will not override what is provided by the operating system. The user process procedure block should have the attribute "public" so that the address can be obtained from the location map to be used as parameters for process creation. See Section I, Subsection 7 of the chapter.

The "INIT" process will create the processes specified, then block itself with a call to "Await". This allows the newly created processes to be scheduled and run according to their priorities.

# 3. The Idle Process

The idle process has the lowest priority of any process. It is selected by the scheduler only if there are no other eligible processes (i.e., all others are blocked). When selected, its only function is to update the counter contained in the real processors own PRDS table at approximately one second intervals. Thus, a rough measure of time is obtained when this real processor is doing no useful work.

# 4. The Monitor Process

This high priority system process is scheduled by all processors at the same time. No matter which process preempts the "Monitor Process", the entire system will be "put to sleep". The entire system address space is then



accessible from the serial port of any processor simultaneously. Each processor exits the "Monitor Process" individually and in any order. The user could leave an "idle CPU" in the monitor. However, the user must realize that data could be changing while he is accessing it. The system would then resume normal scheduling.

A primary motivation for implementing the "Monitor Process" was that there was no way to examine memory for diagnostic purposes until after the system had run its course or the designer stopped it arbitrarily. Now, memory can be examined on a synchronized basis with the occurence of specified events. A record of transactions with the process can also be secured to a line printer simultaneously.

Appendix C contains a summary of the monitor commands which closely mimic those of the resident monitor.

#### J. METHODS AND FACILITIES

Software development for MCORTEX was accomplished on an Intellec MDS 800 developmental system under the INTEL Systems Implementation Supervisor (ISIS-II). The MDS 800 is based on the 8080 microprocessor. ISIS-II is a diskette operating system. The MDS system has two double density disk drives. Object code for the 8086 is developed on the MDS 800 and down loaded to the iSBC86/12A's. Readers unfamiliar with the ISIS-II system are referred to [Ref. 3].



However, all source code was developed using the text editor, TED, from Digital Research Inc.

There are two double density eight inch diskettes necessary to continue implementation of or to examine MCORTEX and test process source code. KLINEF.A1 contains module source code, relocatable code modules, executable code modules, memory maps and basic ISIS-II utilities. KLINEF.B1 contains all the module processing programs such as the linker, locator, assembler, and compiler. Because, these programs are large, they are stored on a separate diskette. Output from the module processing programs goes to KLINEF.A1. Appendix C contains annotated directory listings of both diskettes.

External hardware connections required to set up the MDS 800 and SBC's in order to facilitate communication are detailed in Appendices A and B. Appendix A is a detailed "pre-power-on" and "post-power-on" checklist to load the single board computers. Appendix B contains a drawing that describes the physical make-up of the transfer hardware. Cox cites a five wire RS232 cable in [Ref. 12:p.45]. However, only three are required. See Appendix B for further details.

# 1. The PL/M-86 Compiler

As software modules must be compiled individually, no command files for use with the ISIS-II utility, SUBMIT, were established [Ref. 3:pp.3-13 to 3-14]. The following



controls were found to be useful: PRINT(:LP:), NOPRINT, CODE, and LARGE. The use of the control LARGE is mandatory as discused earlier. It causes the compiler to represent addresses in such a way that the whole megabyte range of the 8086 can be used. See Chapter III, Section C, Subsection 2 for additional information on addressing modes. The following references contain more details concerning runtime representations by the compiler when the LARGE control is used: [Ref. 7:pp.3-13 to 3-14, 5-1 to 5-5, 8-1]. Other pertinent references concerning the compiler are: assembly language module linkage [Ref. 7:pp.9-1 to 9-3] and the preemptive interrupt process [Ref. 7:pp.10-1 to 10-4].

# 2. Link86(Linker)

LNK86 takes object code modules, combines them, and resolves external references from each individual module. The resulting relocatable file has the default file extension, ".LNK". No controls are necessary. Two command files, "LNKK.CSD" and "LNKP.CSD", which have been established can continue to be used in the future. "LNKK.CSD" contains the commands to link all the object code modules that compromise MCORTEX. "LNKP.CSD" contains the three commands that link the user modules into the three modules that will, after further processing, be loaded onto three SBC's. Complete error listings are given in [Ref. 4:App. A].



# 3. Loc86(Locator)

Use of the locator is a little more involved. This program assigns addresses to the relocatable code modules that come from the linker. It requires knowledge of how modules are organized in the system address space both by the user, and by the operating system designer. [Ref. 4:Chapter 4] gives the best description of how the locator handles modules. The two command files, "LOCK.CSD" and "LOCP.CSD", established for the locator will also provide most of the knowledge required to locate user code. Eventually, after more extensive testing, MCORTEX will be tuned and compressed to the maximum extent possible so that it can be put on EPROM. Currently, modules are well dispersed to facilitate design and development.

One type of output file from LOC86 is the ".MP2" memory map file. In addition to valuable diagnostic information, several critical pieces of information from these file are necessary for the correct operation of MCORTEX and the user process. There are essentially three items; (1) the location of the gatekeeper, (2) the starting addresses of user code, and (3) the starting point of the operating system. Warning remarks in the source code detail what and where these items are. In addition, later sections in this chapter will discuss those items.

Upon examining any ".MP2" file, a "WARNING 56:..." will at certain times appear. For example, see KORE.MP2 in



Appendix E. This is caused by intensionally overlaying some kind of segment in space that was previously reserved. The warning should not cause too much concern. See the memory map from PO3 in Appendix K for a more clear cut example. The effort in the last example was to prevent any code being put next to the initial process code. See [Ref. 4:Chap. 3] for more details on the controls available to the LOC86 command.



### V. CONCLUSIONS

pricipal goals of this thesis were met. The generality of MCORTEX was tested and demonstrated. Two problems were uncovered: (1) The interrupt mechanism does not appear to be totally satisfactory and (2) the issue of an inactive SBC bringing down the system will eventual have to addressed. The system was demonstrated with four single board computers and there appears to be no reason why the additional six cannot be added. Actual synchronized sharing of data was demonstrated. Two independent user systems operating simultaneously was demonstrated. The system was prevented from scheduling processes in a fixed sequence by introducing user interaction. User input services have been added to MCORTEX and a method was found within the existing framework of the operating system to incorporate dynamic interaction with the operating system itself. The total address space is now accessible from any single board computer for system debugging and examination. Additionally, the operating system can be continued without reinitializing the system. "Preempt", which had never been tested, is now used to evoke the "Monitor Process".

Three possible problem areas were cited by Cox in his thesis. The cause of the first one was acertained. A weakness in the interrupt system has been clearly



identified. A possible problem with the eventcount thread was not examined as it did not immediately impact on the primary goals of the thesis. The third problem cited was the inablitiy to stop and restart the system without reinitializing all code. That ability now exists by selectively preempting the "Monitor Process".

Future research with MCORTEX should concentrate on taking precise timing and performance measurements while the system is heavily loaded down. The second possible problem cited by Cox, mentioned above will also have to be examined. The process stacks should also be examined to dynamically confirm capacity usage as there are no definitive guidelines upon which to base stack size. A system of hardware interrupt ackowledge flags will probably have to be set up to stregthen the preemptive interrupt system.



#### APPENDIX A

# SYSTEM INITIALIZATION CHECKLIST

## I. PRE-POWER-ON CHECKS

- A. SBC's have address translation switches and jumpers correctly set.
  - B. SBC's have 3 interrupt jumpers set.
  - C. SBC #1 has MULTIBUS clock jumper set.
  - D. No other SBC has MULTIBUS clock jumper set.
- E. SBC's and common memory board full seated in odd slots of MULTIBUS frame.(RAM board can be in any slot.)
  - F. Remove all serial CRT cables from SBC's.
- G. J2 26 pin edge connector on transfer cable can be hooked up to one of the SBC serial ports at this point.
- H. If RS232 transfer-cable has a "null modem" switch on it, set it to "null modem". This transposes wires 2 and 3. The switch may alternately be marked "computer to computer" and "computer to terminal". Set to "computer to computer". It should always remain in this position.
- I. Connect other end of transfer cable (25P RS232 connector) to 2400 baud CRT port of the MDS system.
- J. Connect any CRT to the 9600 baud TTY port of MDS system.
  - K. Ensure CRT is set to 9600 baud.
- L. CRT that will be connected to SBC's should be set to 9600 baud. This step is not mandatory, but recommended.



M. Each CRT that will be connected to SBC should have RS232 cable hooked up to serial port. It should lead to flat 25 wire ribbon and J2 connector so it can eventually be hooked to serial port of the SBC's.

# II. POWER ON PROCEDURES

- A. Turn power-on key to ON at MULTIBUS frame.
- B. Press RESET near power-on key.
- C. Turn power on to all CRT's.
- D. Power up MDS disk drive.
- E. Power up MDS terminal (If not already done).
- E. Turn power-on key to ON at MDS CPU (front panel, upper left corner).
  - F. Line printer can be turned on at any time.

# III.BOOT UP MDS

- A. Place system diskette in drive 0. Executable modules and SBC861 can be on another diskette in drive 1.
- B. Push upper part of boot switch in (It will remain in that position).
  - C. Press reset and release.
- D. When interrupt light #2 lights on front panel, press space bar on console device.
- E. Reset the boot switch by pushing lower part of switch.
  - F. ISIS-II will respond with "-".
  - G. Line printer can be turned on at any time.



# IV. LOAD MCORTEX AND PROCESS MODULES

- A. Type "SBC861<cr>".
- B. If "\*CONTROL\*" appears, SBC was not able to set its baud rate. Press RESET on MULTIBUS frame and start over.

  Once set, all SBC's should accept modules.
- C. If "Bad EMDS connection" appears, you will not be able to continue. Check connections. Make sure diskette is not write protected. Push RESET at frame. Try again.
- D. SBC861 will prompt with ".". It will now accept any monitor command.
  - E. Type "L KORE". Wait for ".".
  - F. Type "L cess filename>". Wait for ".".
- G. Type "E" to exit SBC861. It is not a good policy to switch the transfer cable to another SBC serial port with out exiting SBC861.
  - H. Switch transfer cable to next SBC. Go to A.

# V. RUN MULTIPROCESSOR SYSTEM

- A. Disconnect transfer cable from last SBC loaded.
- B. Connect J2 connector from each CRT to an SBC serial port.
- C. After all CRT's connected, push RESET on frame to brake baud rate.
- D. On each CRT press "U" to obtain monitor. Will respond with ".".
  - E. Type "G100:30<cr>" at each terminal to start



MCORTEX. If one of the SBC's is running only MCORTEX and no user processes, start it first.

#### APPENDIX B


## SYSTEM INITIALIZATION HARDWARE CONNECTIONS

The following page contains a drawing of the hardware connections required for transfering code developed on the MDS 800 to the single board computers. The transfer cable has two parts, an RS232 cable and a 25 wire ribbon.

The RS232 cable has a 25P connector that mates with the 2400 baud 25S connector on the back panel of the MDS CPU. The other end is a 25S connector that will mate with the 25 wire ribbon.

The ribbon has a 25S connector for attachment to the cable. The other end is a 26 pin edge connector that will mate with the J2 junction on the single board computer. J2 is the serial port. The 26th pin is left unconnected on the edge connector.







#### APPENDIX C

### ANNOTATED DIRECTORY LISTING FOR KLINEF. A1

```
NAME
      .EXT
             REMARKS
             ISIS-II Utility.
                                See Ref. 3
ATTRIB
                                 **
COPY
                11
                        11
                                 11
DELETE
DIR
FIXMAP
HDCOPY
IDISK
                        7.7
LIB
LIB86
                77
                       19
                                 11
RENAME
                11
                                 Ŧţ
                                      * *
SUBMIT
TED
             Text editor. Not a ISIS-II utiltiy.
LNK
      .CSD Links MCORTEX modules. Command file.
      .CSD
            Links process modules. Command file.
LNKP
     .CSD Locates MCORTEX relocatable file. Cmd file.
LOCK
     .CSD
LOCP
            Locates process relocatable files. Cmd file.
             User gate module source code.
GATE
     .SRC
GATE
      .OBJ
                               object ".
GLOBAL.SRC
             MCORTEX global data base source code module.
GLOBAL.OBJ
                             " object
INIT1 .SRC
             User initial process source file for 1st CPU.
                             * 9
                                     **
INIT2 .SRC
                                                 for 2nd CPU.
                    11
                             11
                                      11
INIT3 .SRC
                                                 for 3rd CPU.
INIT1 .OBJ
             Compiler object code output file for 1st CPU.
INIT2 .OBJ
                                                     2nd CPU.
                                      7.7
                                             11
INIT3 .OBJ
                                                  11
                                                     3rd CPU.
INITK .SRC
             MCORTEX initial process source code module.
             MCORTEX initial process object code module.
INITK .OBJ
KORE
     .LNK
             MCORTEX relocatable code file.
KORE
            MCORTEX executable code module.
KORE
     .MP1
            Linker map file.
KORE
     .MP2
             Locator map file.
LEVEL 1. SRC
             MCORTEX level1 source code module.
LEVEL 1. OBJ
                             object
LEVEL2.SRC
               11
                     level2 source
                                      11
LEVEL2.OBJ
                             object
PROC1 .SRC
             User
                 process 1 source code.
PROC1 .OBJ
               19
                     11
                           " object
               19
PROC2 .SRC
                           2 source
PROC2 .OBJ
               **
                     11
                           " object
PROC3 .SRC
                           3 source
PROC3 .OBJ
               ; 1
                     11
                           " object
                     ; ,
PROC4 .SRC
                           4 source
PROC4 .OBJ
                             object
```



```
5 source "
PROC5 .SRC
           " " object " .
PROC5 .OBJ
      .LNK
           User relocatable code file for CPU 1.
P01
                                    11 11
           " executable " "
P01
                                  11
                                              2.
P02
     .LNK
                relocatable
                                  11
                                       11
P02
                executable
P03
     .LNK
               relocatable
                             7.9
                                 11
                                      11
                                              3.
                                 **
                             11
                                      **
                                          11
P03
                executable
     .MP1
P01
           Linker map file.
                  11
           11
P02
     .MP1
             17
                        **
     .MP1
P03
           Locator "
P01
     .MP2
           1*
P02
     .MP2
                        11
P03
     .MP2
SBC861
           SBC down load program.
           Scheduler & interrupt handler assembly
SCHED . ASM
           language source code module.
SCHED .OBJ
           Scheduler & interrupt handler object
           code module.
```



### ANNOTATED DIRECTORY LISTING FOR KLINEF. B1

```
NAME
     .EXT
            REMARKS
COPY
             ISIS-II utility.
DELETE
                        **
                **
DIR
            MDS to iSBC86/12A down load program.
SBC861
SBCIOC.LIB
SBCIOS.LIB
SBCIOL.LIB
SB957A.020
ASM86
            ASM86 assembler.
ASM86 .OVO
ASM86 .OV1
ASM86 .OV2
PLM86
            PL/M-86 compiler.
PLM86 .OVO
PLM86 .OV1
PLM86 .OV2
PLM86 .OV3
PLM86 .OV4
PLM86 .OV5
PLM86 .OV6
PLM86 .LIB
LINK86
            Object code linker.
LINK86.0VO
LOC86
            Relocatable code locater.
```



### APPENDIX D

## SBC861 & The MCORTEX MONITOR

No up to date information on the down load program and the monitor for the SBC's was found. There is related material in [Ref. 1] and [Ref. 3:pp.B-179 to B-183] only. The "E" (exit) and "L" (load) commands are discussed in Appendix A. The remaining commands are the same as if you were dealing with the SBC monitor. Only the form using the two dimensional address is shown below. Only significant digits need be displayed.

Command	Meaning
.dzzzz:zzzz <cr> .dzzzz:zzzz#zzzz<cr></cr></cr>	Display contents at zzzz:zzzz. Displays contents starting at zzzz:zzzz for zzzzH bytes.
.dxzzzz:zzzz <cr></cr>	Same rules as above, except byte are decoded in to basic assembly language.
.gxxxx:xxxx <cr></cr>	Loads CS and IP with xxxx:xxxx and starts exectuion.
.x <cr></cr>	Displays current register contents.
.c[name] <cr></cr>	Change register contents.
.SZZZZ:ZZZZ	Substitute at zzzz:zzzz.  If followed by ",", next byte is displayed for possible substitution. <cr>     crompt for byte value. "," or <cr>     causes change to take effect with above rules still applying.</cr></cr>



## The MCORTEX MONITOR

The MCORTEX monitor closely parallels the command structure of the SBC monitor. There are only three commands; display, substitute, and exit. Commands are evaluated on a character by character basis instead of waiting until a buffer is filled. Once you are in the monitor, illegal characters are not accepted and pressing the wrong key will have no effect. If you enter the wrong command or address, follow through to start over. The full two-dimensional 8 hex character address must be specified. key. All commands are prompted for by a ".". See Chapter IV.

Command	Meaning
.d0000:0000 <cr></cr>	Display one byte at 0000:0000.
#FF	":" is automatically inserted. Display FFH bytes starting at 0000:0000. FFH is maximum. Once last digit entered, formated display starts.
.s0000:0000_	Space cause current contents to be displayed as: "xx-".
,	Casues offset to be incremented and new address deisplayed. Same
	rules apply.
<cr></cr>	Returns monitor command prompt.  After a space and the contents desired are displayed as: "xx-".  the same or a new byte value must
00	be entered.
. е	A "," will continue the sequence to the next location. A <cr>     will terminate it and return the prompt. Return the SBC to MCORTEX. This can be done in ANY order or not all for a particular terminal.</cr>



## APPENDIX E

## LEVEL II -- MCORTEX SOURCE CODE

All of the source code in LEVEL II is contained in file: LEVEL2.SRC. It is compiled with the LARGE attribute. It is one of the relocatable code modules in file: KORE.LNK. It is part of the executable code module in file: KORE. A memory map for this module is located at the end of Appendix F. All operating system calls available to the user are located in this module.



/\* FILE:

LEVEL2.SRC KLINEF 5-20-82

VERSION: PROCEDURES

DEFINED:

GATE\$KEEPER

READ
ADVANCE
TICKET
OUT \$ CHAR
OUT \$ NUM
SEND \$ CHAR
RECV \$ CHAR
IN\$ NUM

INSHEX

CREATE\$EVC

AWAIT PREEMT

CREATESPROCOUTSLINE
OUTSDNUM
OUTSHEX
INSCHAR
INSDNUM

REMARKS: !!

!!! CAUTION !!! !!! CAUTION !!! !!! CAUTION!!!

IF NEW USER SERVICES ARE ADDED TO THIS MODULE

OR CHANGES ARE MADE TO EXISTING ONES, MAKE

SURE THE LOCATOR MAP (FILE: KORE.MPZ) IS CHECK
ED TO SEE IF THE LOCATION OF 'GATE\$KEEPER' HAS

NOT CHANGED. THE ABSOLUTE ADDRESS OF THIS

PROCEDURE HAS BEEN SUPPLIED TO THE GATE\$MODULE

IN FILE: GATE.SRC. IF IT HAS CHANGED THE NEW

ADDRESS SHOULD BE UPDATED IN FILE: GATE.SRC

AND RECOMPILED. ALL USER PROCESSES WILL HAVE

TO BE RELINKED WITH FILE: GATE.OBJ AND

RELOCATED.

LITERAL DECLARATIONS GIVEN AT THE BEGINNING OF SEVERAL MODULES ARE LOCAL TO THE ENTIRE MODULE. HOWEVER, SOME ARE LISTED THE SAME IN MORE THAN ONE MODULE. THE VALUE AND THEREFORE THE MEANING OF THE LITERAL IS COMMUNICATED ACROSS MODULE BOUNDARIES. 'NOTSFOUND' USED IN LOCATESEVC AND CREATESEVC IS AN EXAMPLE. TO CHANGE IT IN ONE MODULE AND NOT THE OTHER WOULD KILL THE CREATION OF ANY NEW EVENTCOUNTS BY THE OS.

05



```
L2SMODULE: DO:
<u>/*************************</u>/
<u>\</u>
                                                */
/* LOCAL DECLARATIONS
DECLARE
                                 10
  MAXSCPII
                     LITERALLY
                                 100
  MAXSVPSSCPU
                     LITERALLY
                                100'
  MAX$CPU$$$$MAX$VPS$CPU LITERALLY
                                  0'
                     LITERALLY
  FALSE
  READY
                     LITERALLY
                     LITERALLY
  RUNNING
  WAITING
                     LITERALLY
                                119'
                     LITERALLY
  TRUE
                                '255'
  NOTSFOUND
                     LITERALLY
                              'ØØCCH'
                     LITERALLY
  PORTSCC
                                  '2'
  RESET
                     LITERALLY
                                '77H'
  INTSRETURN
                     LITERALLY
/<del>+</del>0096<del>**</del>********************
/* PROCESSOR DATA SEGMENT TABLE
                                                */
    DELARED PUBLIC IN MODULE 'LISMODULE'
/*
                                                */
                                                #/
/*
                 IN FILE
                         'LEVEL1
DECLARE PRDS STRUCTURE
 (CPUSNUMBER
                     BYTE.
  VPSSTART
                     BYTE.
  VPSEND
                     BYTE.
  VPSSPERSCPU
                     BYTE
  COUNTER
                     WORD)
                                  EXTERNAL:
*/
/* GLOBAL DATA BASE DECLARATIONS
/*
                         'GLOBAL.SRC'
                                                */
     DECLARED PUBLIC IN FILE
/*
                  IN MODULE'GLOBALSMODULE'
                                                #/
```



```
DECLARE VPM( MAX$CPU$$$$MAX$VPS$CPU ) STRUCTURE
 (VPSID
                         BYTE.
                         BYTE,
   STATE
  VPSPRIORITY
                         BYTE.
                         BYTE.
  EVCSTHREAD
                         WORD.
  EVCSAWSVALUE
  SSSREG
                         WORD)
                                         EXTERNAL:
DECLARE
  EVENTS
                        BYTE
                                        EXTERNAL:
DECLARE EVCSTBL (100) STRUCTURE
                         BYTE.
 (EVCSNAME
  VALUE
                         WORD.
                         BYTE)
  THREAD
                                         EXTERNAL:
DECLARE
  SEQUENCERS
                         BYTE
                                        EXTERNAL:
DECLARE SEOSTABLE (100) STRUCTURE
  (SEQ$NAME
                         BYTE.
  SEOSVALUE
                         WORD)
                                         EXTERNAL:
DECLARE
  NRSVPS( MAXSCPU )
                         BYTE
                                         EXTERNAL.
  NRSRPS
                         BYTE
                                         EXTERNAL.
  HDW$INT$FLAG (MAX$CPU )BYTE
                                         EXTERNAL.
  GLOBALSLOCK
                         BYTE
                                         EXTERNAL:
/# DECLARATION OF EXTERNAL PROCEDURE REFERENCES
                                                        #/
/*
                                                        */
                              'LEVEL1.SRC'
     DECLARED PUBLIC IN FILE
/*
                     IN MODULE 'LEVEL1$MODULE'
                                                        #/
VPSCHEDULER: PROCEDURE EXTERNAL; END;
   /* IN FILE 'SCHED.ASM' #/
RETSVP :
             PROCEDURE BYTE EXTERNAL; END;
LOCATESEVC :
              PROCEDURE (EVENTSNAME) BYTE EXTERNAL;
  DECLARE EVENTSNAME BYTE;
END:
LOCATESSEQ : PROCEDURE (SEQSNAME) BYTE EXTERNAL;
  DECLARE SEOSNAME BYTE;
END:
```



```
/* DIAGNOSTIC MESSAGES (WILL EVENTUALLY BE REMOVED)
                                                           */
DECLARE
   MSG16(*) BYTE INITIAL ('ENTERING MSG17(*) BYTE INITIAL ('ISSUING
                                    PREEMT', 13, 10, '%'),
                                    INTERRUPT!! ',13,10, '%').
   MSG18(*) BYTE INITIAL ('ENTERING
                                    AWAIT',10,13,'%'),
                                    ADVANCE ',10,13,
   MSG19(*) BYTE INITIAL ('ENTERING
                                    CREATESEVC FOR %').
   MSG21(*) BYTE INITIAL ('ENTERING
   MSG23(*) BYTE INITIAL ('ENTERING
                                    READ FOR EVC:
                                    TICKET', 13, 10,
   MSG24(*) BYTE INITIAL ('ENTERING
   MSG25(*) BYTE INITIAL ('ENTERING
                                                %'),
                                    CREATE$SEQ
                                    CREATE$PROC',10,13,'%'),
   MSG26(*) BYTE INITIAL ('ENTERING
   MSG27(*) BYTE INITIAL(10. ENTERING GATESKEEPER N= %');
DECLARE
                 'ØDH'
   CR LITERALLY
                 'ØAH';
   LF LITERALLY
\<del>*</del>**<del>*</del>**<del>*</del>**<del>*</del>************
```

```
/****
    GATESKEEPER PROCEDURE
                                  KLINEF 5-18-82 ****/
\*********************
/*
   THIS PROCEDURE IS THE ENTRY INTO THE OPERATING
                                                  #/
/*
   SYSTEM DOMAIN FROM THE USER DOMAIN.
                                                  */
                                   THIS IS THE
/*
   ACCESS POINT TO THE UTILITY/SERVICE ROUTINES AVAIL-
                                                  */
/*
   ABLE TO THE USER. THIS PROCEDURE IS CALLED BY THE
                                                  */
   GATE MODULE WHICH IS LINKED WITH THE USER PROGRAM.
/*
                                                  #/
/*
   IT IS THE GATE MODULE WHICH PROVIDES TRANSLATION
                                                  #/
/*
   FROM THE USER DESIRED FUNCTION TO THE FORMAT REQUIR-
                                                  #/
/*
                                                  */
   ED FOR THE GATEKEEPER. THE GATEKEEPER CALLS THE
/*
   DESIRED UTILITY/SERVICE PROCEDURE IN LEVEL2 OF THE
                                                  #/
                                                  */
   OPERATING SYSTEM AGAIN PERFORMING THE NECESSARY
/#
   TRANSLATION FOR A PROPER CALL. THE TRANSLATIONS ARE
                                                  */
/*
                                                  4/
   INVISIBLE TO THE USER. THE GATEKEEPER ADDRESS IS
/*
   PROVIDED TO THE GATE MODULE TO BE USED FOR THE IN-
                                                  */
                                                  #/
/*
   DIRECT CALL.
```



```
/*
                                                          * /
/*
   THE PARAMETER LIST IS PROVIDED FOR CONVENIENCE AND
                                                          */
   REPRESENTS NO FIXED MEANING, EXCEPT FOR 'N'.
N FUNCTION CODE PROVIDED BY GATE
1:4
                                                          #/
/#
/#
              BYTE VARIABLE FOR TRANSLATION
                                                          4/
       BYT
                                                          */
14
      WORDS
              WORD
/#
           POINTER VARIABLE FOR TRANSLATION
                                                          */
GATE$KEEPER: PROCEDURE(N. BYT. WORDS. PTR) REENTRANT PUBLIC;
  DECLARE
     (N. BYT) BYTE.
      WORDS WORD.
     PTR POINTER:
/* I-O SERVICES ARE NOT ACKNOWLEDGED FOR TWO REASONS:
                                                           #/
/*
                                                           */
         THEY ARE CALLED SO OFTEN THAT DIAGNOSTIC OUTPUT
/*
          WOULD BE TOO CLUTTERED.
                                                           */
/*
                                                           */
         THEY THEMSELVES PRODUCES I-O EFFECTS THAT
/*
                                                           #/
          ACKNOWLEDGE THEY ARE BEING CALLED.
   IF N < 8 THEN DO;
      CALL OUT$LINE(@MSG27);
      CALL OUT $ NUM(N);
      CALL OUT CHAR (CR);
      CALL OUTSCHAR (LF);
  END:
  DO CASE N;
                                        N */
                                    /*
      CALL AWAIT (BYT. WORDS);
                                           */
                                    /*
                                           */
      CALL ADVANCE(BYT);
                                    /*
      CALL CREATESEVC(BYT);
                                           */
                                    /*
                                           #/
      CALL CREATESSEQ(BYT);
                                    /₩ 4
                                          */
      CALL TICKET (BYT, PTR);
                                    /* 5 */
      CALL READ(BYT.PTR);
      CALL CREATESPROC(PTR);
                                    /* 6
                                           */
                                   /# 7
      CALL PREEMPT( BYT );
                                           */
                                    /<del>*</del> 9
      CALL OUTSCHAR(BYT);
                                           #/
                                   /* 9
                                           */
      CALL OUTSLINE(PTR);
                                   /* 10
      CALL CUTSNUM(BYT);
                                           */
                                   /* 11
      CALL OUT $ DNUM (WORDS);
      CALL INSCHAR(PTR);
                                   /* 12
                                           */
                                   /* 13
      CALL INSNUM(PTR);
                                          */
                                   /# 1<u>4</u>
      CALL INSDNUM(PTR);
                                           */
   END; /* CASE */
   RETURN:
END; /* GATE$KEEPER */
```



```
/*0337*************************
/* CREATESEVC PROCEDURE
                                        KLINEF 5-18-82 */
/* CREATES EVENTCOUNT FOR INTER-PROCESS SYNCHRONIZATION.
/* EVENTCOUNT IS INITIALIZED TO Ø IN THE EVENTCOUNT TABLE.*/
/***************
CREATESEVC: PROCEDURE(NAME) REENTRANT PUBLIC;
DECLARE NAME BYTE;
  CALL OUT$LINE(@MSG21);
  CALL OUTSNUM(NAME):
  CALL OUTSCHAR(CR);
  CALL OUT SCHAR(LF);
  /* ASSERT GLOBAL LOCK */
  DO WHILE LOCKSET (GGLOBAL $LOCK .119); END;
  IF /* THE EVENTCOUNT DOES NOT ALREADY EXIST */
     LOCATESEVC(NAME) = NOTSFOUND THEN DO:
     /* CREATE THE EVENTCOUNT ENTRY BY ADDING THE */
     /* NEW EVENTCOUNT TO THE END OF THE EVCSTABLE */
     EVCSTBL(EVENTS). EVCSNAME = NAME;
     EVCSTBL(EVENTS). VALUE = 0;
     EVC$TBL(EVENTS).THREAD = 255;
     /* INCREMENT THE SIZE OF THE EVCSTABLE #/
     EVENTS = EVENTS + 1;
  END; /* CREATE THE EVENTCOUNT */
  /* RELEASE THE GLOBAL LOCK */
  GLOBALSLOCK = 0;
  RETURN:
END; /* CREATESEVC PROCEDURE */
```



```
/# READ PROCEDURE
/*-----
/* THIS PROCEDURE ALLOWS USERS TO READ THE PRESENT VALUE
/* OF THE SPECIFIED EVENT$COUNT WITHOUT MAKING ANY
                                                   */
/* CHANGES. A POINTER IS PASSED TO PROVIDE A BASE TO A
                                                   */
/* VARIABLE IN THE CALLING ROUTINE FOR PASSING THE RETURN */
/* VALUE BACK TO THE CALLING ROUTINE.
                                                   ₩/
/*****************
READ: PROCEDURE( EVC$NAME. RETS$PTR ) REENTRANT PUBLIC;
DECLARE
  EVCSNAME
                     BYTE.
  EVCTBLSINDEX
                     BYTE.
                     POINTER.
  RETSSPTR
  EVCSVALUESRET
                     BASED RETSSPTR WORD:
  /* SET THE GLOBAL LOCK */
  DO WHILE LOCKSET (@GLOBAL$LOCK.119); END;
  CALL OUTSLINE (@MSG23);
  CALL OUTSNUM(EVCSNAME);
  CALL OUTSCHAR(CR);
  CALL OUT $ CHAR(LF);
  /* OBTAIN INDEX */
  EVCTBL$INDEX = LOCATESEVC( EVCSNAME ):
  /# OBTAIN VALUE #/
  EVC$VALUE$RET = EVC$TBL( EVCTBL$INDEX ).VALUE;
  /* UNLOCK GLOBAL LOCK */
  GLOBAL$LOCK = Ø;
  RETURN:
END: /* READ PROCEDURE
```



```
/# 0.469***********************************
/*
                                                       */
/*--
/* INTER PROCESS SYNCHRONIZATION PRIMITIVE.
                                          SUSPENDS
/* EXECUTION OF RUNNING PROCESS UNTIL THE EVENTCOUNT HAS
                                                       */
/* REACHED THE SPECIFIED THRESHOLD VALUE. "AWAITEDSVALUE.
/* USED BY THE OPERATING SYSTEM FOR THE MANAGEMENT OF
                                                       #/
                                                       */
/* SYSTEM RESOURCES.
AWAIT: PROCEDURE (EVC$ID.AWAITED$VALUE) REENTRANT PUBLIC;
DECLARE
  AWAITEDSVALUE
                   WORD.
  (EVC$ID. NEED$SCHED, RUNNING$VP.EVCTBL$INDEX) BYTE;
  CALL OUTSLINE (@MSG18);
  /* LOCK GLOBAL LOCK */
  DO WHILE LOCKSSET (@GLOBALSLOCK. 119); END;
  NEEDSSCHED = TRUE:
  /* DETERMINE THE RUNNING VIRTUAL PROCESSOR */
  RUNNINGSVP = RETSVP;
  /* GET EVC INDEX */
  EV CTBLSINDEX = LOCATESEVC(EVCSID);
  /* DETERMINE IF CURRENT VALUE IS LESS THAN THE
     AWAITED VALUE */
  IF EVCSTBL(EVCTBLSINDEX).VALUE < AWAITEDSVALUE THEN DO;
     /* BLOCK PROCESS */
     VPM(RUNNING$VP).STATE = WAITING;
     VPM(RUNNING$VP).EVC$THREAD=EVC$TBL(EVCTBL$INDEX).THREAD;
     VPM(RUNNING$VP).EVC$AW$VALUE = AWAITED$VALUE;
     EVCSTBL ( EVCTBLSINDEX ).THREAD = RUNNINGSVP;
     END;
            /* BLOCK PROCESS */
             /* DO NOT BLOCK PROCESS */
  ELSE
     NEED$SCHED = FALSE;
  /* SCHEDULE THE VIRTUAL PROCESSOR */
  IF NEEDSSCHED = TRUE THEN
     CALL VPSCHEDULER:
                                 /* NO RETURN #/
  /* UNLOCK GLOBAL LOCK */
  GLOBALSLOCK = Ø;
  RETURN:
END; /* AWAIT PROCEDURE */
```



```
ADVANCE PROCEDURE
                                       KLINEF 5-19-82
/ 本一
   INTER PROCESS SYNCHRONIZATION PRIMITIVE. INDICATES
   SPECIFIED EVENT HAS OCCURED BY ADVANCING (INCREMENTING)*/
/* THE ASSOCIATED EVENTCOUNT. EVENT IS BROADCAST TO ALL */
/* VIRTUAL PROCESSORS AWAITING THAT EVENT. */
/#
   CALLS MADE TO: OUT$LINE
                                                        */
/#
                   VPSCHEDULER (NO RETURN)
                                                        #/
/******************************
ADVANCE: PROCEDURE (EVCSID) REENTRANT PUBLIC;
DECLARE
  (EVC$ID, NEED$SCHED, NEED$INTR, EVCTBL$INDEX) BYTE,
  (SAVE, RUNNING$VP, I, CPU)
  CALL OUTSLINE (@MSG19);
   /* LOCK THE GLOBAL LOCK */
  DO WHILE LOCKSET (@GLOBALSLOCK .119); END;
  RUNNINGS VP = RETS VP;
  EVCTBLSINDEX = LOCATESEVC(EVCSID);
   EV CSTBL (EV CTBLSINDEX). VALUE = EV CSTBL (EV CTBLSINDEX). VALUE + 1;
   NEEDSSCHED = FALSE;
  NEEDSINTR = FALSE:
   SAVE = 255:
  I = EVC$TBL( EVCTBL$INDEX ).THREAD;
  DO WHILE I <> 255;
     IF VPM(I).EVC$AW$VALUE <= EVC$TBL(EVCTBL$INDEX).VALUE
        THEN DO; /* AWAKEN THE PROCESS */
        VPM(I).STATE = READY;
        VPM(I).EVC$AW$VALUE = \emptyset;
        CPU = I / MAXSVPSSCPU;
        IF SAVE = 225 THEN DO; /*THIS FIRST ONE IN LIST*/
           EVC$TBL(EVCTBL$INDEX).THREAD=VPM(I).EVC$THREAD;
           VPM(I).EVC$THREAD = 255;
           I = EVC$TBL( EVCTBL$INDEX ).THREAD;
           END; /* IF FIRST */
        ELSE DO; /* THEN THIS NOT FIRST IN LIST */
          VPM( SAVE ).EVCSTHREAD = VPM( I ).EVCSTHREAD;
           VPM(I).EVC$THREAD = 255;
           I = VPM(SAVE).EVCSTHREAD;
        END: /* IF NOT FIRST */
        IF ( CPU <> PRDS.CPUSNUMBER ) THEN DO;
           HDW$INT$FLAG(CPU) = TRUE;
           NEED$INTR = TRUE;
           END;
```



```
ELSE NEEDSSCHED = TRUE;
        END; /* IF AWAKEN */
                  /* DO NOT AWAKEN THIS PROCESS */
     ELSE DO:
        SAVE = I;
        I = VPM(I).EVC$THREAD;
     END;
             /* IF NOT AWAKEN */
            /* DO WHILE */
  END;
   IF NEED$INTR = TRUE THEN DO; /* HARDWARE INTR */
     CALL OUTSLINE ( QMSG17 );
     DISABLE;
     OUTPUT(PORT &CC) = 80H;
     CALL TIME(1);
     OUTPUT(PORT$CC) = RESET;
     ENABLE;
  END: /* NEEDSINTR */
  IF NEED$SCHED = TRUE THEN DO;
     VPM(RUNNINGSVP).STATE = READY;
                            /* NO RETURN */
     CALL VPSCHEDULER:
  END; /* IF NEEDSSCHED */
  /* UNLOCK THE GLOBAL LOCK */
  GLOBALSLOCK = Ø:
  RETURN;
END; /* ADVANCE PROCEDURE */
```



```
/# PREEMT PROCEDURE
                                      KLINEF 5-19-82
/#----
/* THIS PROCEDURE AWAKENS A HI PRIOITY PROCESS LEAVING
/* THE CURRENT RUNNING PROCESS IN THE READY STATE AND
/# CALLS FOR A RESCHEDULING. THE HIGH PRIORITY PROCESS
/* SHOULD BLOCK ITSELF WHEN FINISHED.
14
    IF THE VPSID IS 'FE' OR THE MONITOR PROCESS. IT WILL
/* MAKE IT READY WHERE-EVER IT IS IN THE VPM. THE FOLLOW-*/
/* ING CODE DOES NOT TAKE ADVANTAGE OF THE FACT THAT
/* CURRENTLY IT IS THE THIRD ENTRY IN THE VPM FOR EACH
/* REAL PROCESOR.
/*----
/* CALLS MADE TO: OUTLINE. VPSCHEDULER
PREEMPT: PROCEDURE( VPSID ) REENTRANT PUBLIC;
  DECLARE (VP$ID.SEARCH$ST.SEARCH$END.CPU.INDEX) BYTE;
  CALL OUT $LINE ( @MSG16 );
  IF VP$ID <> ØFEH THEN DO; /* NORMAL PREEMT */
    /* SEARCH VPM FOR INDEX FOR ID */
     SEARCH$ST = \emptyset;
     DO CPU = \emptyset TO (NR$RPS - 1);
        SEARCHSEND = SEARCHSST + NRSVPS( CPU ) - 1;
        DO INDEX = SEARCHSST TO SEARCHSEND;
           IF VPM( INDEX ). VPSID = VPSID THEN GO TO FOUND;
        END; /* DO INDEX */
        SEARCHSST = SEARCHSST + MAXSVPSSCPU;
     END; /* DO CPU */
     /* CASE IF NOT FOUND IS NOT ACCOUNTED FOR CURRENTLY */
     FOUND:
        /* LOCK THE GLOBAL LOCK */
        DO WHILE LOCKSSET (@GLOBAL$LOCK.119);
                                           END;
        /* SET PREEMPTED VP TO READY ≠/
        VPM( INDEX ).STATE = READY;
        /* NEED HARDWARE INTR OR RE-SCHED */
        IF ( CPU = PRDS.CPU$NUMBER ) THEN DO;
           INDEX = RETSVP; /* DETERMINE RUNNING PROCESS */
           VPM( INDEX ).STATE = READY; /* SET TO READY */
           CALL VPSCHEDULER; /* NO RETURN */
           END:
        ELSE DO;
                     /* CAUSE HARDWARE INTERRUPT */
           CALL OUTSLINE (GMSG17);
           HDW$INT$FLAG(CPU) = TRUE;
           DISABLE; OUTPUT( PORTSCC ) = 80H;
           CALL TIME(1);
           OUTPUT( PORTSCC ) = RESET; ENABLE;
        END;
  END; /* NORMAL PREEMT */
```



```
ELSE DO; /* PREEMT THE MONITOR */
     /* SEARCH VPM FOR ALL ID'S OF ØFEH */
     SEARCHSST = 0;
     DO WHILE LOCKSSET (@GLOBALSLOCK,119); END;
     DO CPU = \emptyset TO (NR$RPS - 1);
        SEARCHSEND = SEARCHSST + NRSVPS( CPU ) - 1;
        /* SET ALL INTSFLAGS EXCEPT THIS CPU'S */
        IF PRDS.CPU$NUMBER <> CPU THEN
           HDWSINTSFLAG( CPU ) = TRUE;
        DO INDEX = SEARCHSST TO SEARCHSEND;
           IF' VPM ( INDEX ). VPSID = VPSID THEN
              VPM( INDEX ).STATE = READY;
        END; /* DO */
        SEARCH$ST = SEARCH$ST + MAX$VPS$CPU;
     END; /* ALL MONITOR PROCESS SET TO READY */
     /# INTERRUPT THE OTHER CPU'S AND
     RESCHEDULE THIS ONE
     CALL OUT$LINE(@MSG17);
     DISABLE:
     OUTPUT(PORTSCC) = 80H;
     CALL TIME(1);
     OUTPUT( PORT$CC ) = RESET;
     ENABLE;
     INDEX = RET$VP;
     VPM(INDEX).STATE = READY;
     CALL VPSCHEDULER: /* NO RETURN */
  END; /* ELSE
  /# UNLOCK GLOBAL MEMORY */
 GLOBAL$LOCK = Ø;
 RETURN:
END; /* PREEMPT PROCEDURE */
```



```
CPEATESSEO PROCEDURE KLINEF 5-20-82
/*-----*/
/* CREATOR OF INTER PROCESS SEQUENCER PRIMITIVES FOR USER */
/* PROGRAMS. CREATES A SPECIFIED SEQUENCER AND INITIAL- */
/* IZES IT TO Ø. BY ADDING THE SEQUENCER TO THE END OF THE #/
/* SEQUENCER TABLE.
                                                    -*/
/* CALLS MADE TO:
                                                     */
                 OUTSLINE
                                   OUTSCHAR
/*
                 OUT $ HEX
                                                     */
<u>/********************</u>
CREATESSEO: PROCEDURE(NAME) REENTRANT PUBLIC:
DECLARE NAME BYTE:
  /* ASSERT GLOBAL LOCK */
  DO WHILE LOCKSET (QGLOBALSLOCK .119); END;
  CALL OUT$LINE(@MSG25);
  CALL OUTSHEX(NAME);
  CALL OUTSCHAR(CR);
  CALL OUTSCHAR(LF);
  IF /* THE SEQUENCER DOES NOT ALREADY EXIST, IE */
     LOCATESSEO(NAME) = NOTSFOUND THEN DO:
     /* CREATE THE SEQUENCER ENTRY BY ADDING THE */
/* NEW SEQUENCER TO THE END OF THE SEQ$TABLE */
     SEOSTABLE (SEQUENCERS).SEQSNAME = NAME;
     SEQ$TABLE(SEQUENCERS).SEQ$VALUE = Ø;
     /* INCREMENT NUMBER OF SEQUENCERS */
     SEQUENCERS = SEQUENCERS + 1;
  END: /* CREATE THE SEQUENCER */
  /* RELEASE THE GLOBAL LOCK */
  GLOBALSLOCK = Ø;
  RETURN:
END; /* CREATESSEO PROCEDURE */
```



```
KLINEF 5-20-82
   TICKET
           PROCEDURE
/*----
                                                  ---- * /
/* INTER-VIRTUAL PROCESSOR SEQUENCER RPIMITIVE FOR USER #/
/* PROGRAM. SIMILAR TO "TAKE A NUMBER AND WAIT." RETURNS*/
/* PRESENT VALUE OF SPECIFIED SEQUENCER AND INCREMENTS THE*/
✓* SEQUENCER. A POINTER IS PASSED TO PROVIDE A BASE TO A */
✓* VARIABLE IN THE CALLING ROUTINE FOR PASSING THE RETURN */
/# VALUE BACK TO THE CALLING ROUTINE.
                                                     本/
                                                    - 4 /
   CALLS MADE TO: OUTSLINE
                                                     #/
/*****************************
TICKET: PROCEDURE( SEQ$NAME. RETS$PTR ) REENTRANT PUBLIC;
  DECLARE
     SEOSNAME
                  BYTE.
     SEQTBL$ INDEX
                  BYTE.
                  POINTER.
     RETSSPTR
     SEQ$VALUE$RET BASED RETS$PTR WORD;
  /* ASSERT GLOBAL LOCK */
  DO WHILE LOCKSET(@GLOBAL$LOCK.119); END;
  CALL OUT$LINE(@MSG24);
  /* OBTAIN SEO$NAME INDEX */
  SEQTBL$INDEX = LOCATE$SEQ( SEQ$NAME );
  /* OBTAIN SEQUENCER VALUE */
  SEQ$VALUE$RET = SEQ$TABLE( SEQTBL$INDEX ).SEQ$VALUE;
  /* INCREMENT SEQUENCER */
  SEQSTABLE ( SEQTBL$INDEX ).SEQ$VALUE =
      SEQSTABLE (SEQTBLS INDEX). SEQSVALUE + 1;
  /* UNLOCK THE GLOBAL LOCK */
  GLOBALSLOCK = \emptyset:
  RETURN;
END;
     /* TICKET PROCEDURE */
```



```
/*
          CREATESPROC PROCEDURE KLINEF 5-20-82
/#-
        /* THIS PROCEDURE CREATES A PROCESS FOR THE USER AS
/* SPECIFIED BY THE INPUT PARAMETERS CONTAINED IN A */
/* STRUCTURE IN THE GATE MODULE. THE PARAMETER PASSED */
/* IS A POINTER WHICH POINTS TO THIS STRUCTURE.
/* INFO CONTAINED IN THIS STRUCTURE IS: PROCESS ID.
                                                    */
/* PROCESS PRIORITY, THE DESIRED PROC STACK LOCATION, 
/* AND THE PROCESS CODE STARTING LOCATION WHICH IS
/* IS TWO ELEMENTS: THE IP REGISTER (OFFSET) AND THE
/* CS REGISTER (CODE SEGMENT).
                                                     _*/
/* CALLS MADE TO: OUTLINE
/**************
CREATE $ PROC: PROCEDURE ( PROC $ PTR ) REENTRANT PUBLIC;
  DECLARE
     PROCSPTR POINTER.
     PROC$TABLE BASED PROC$PTR STRUCTURE
       (PROC$ID
PROC$PRI
                        BYTE.
                         BYTE.
        PROC$STACK$SEG WORD.
        PROC$IP
                         WORD.
                         WORD);
        PROCSCS
  DECLARE
    (PS1, PS2)
               WORD.
     TEMP BYTE;
  DECLARE PROC$STACK$PTR POINTER AT(@PS1).
     PROC$STACK BASED PROC$STACK$PTR STRUCTURE
    (SP
                      WORD.
     BP
                      WORD.
     RETSTYPE
                     WORD.
                     BYTE,
     LENGTH (ØFEH)
     DI
                     WORD.
     SI
                     WORD.
     DS
                     WORD,
     DX
                     WORD.
     CX
                     WORD.
     AX
                     WORD,
     BX
                      WORD.
     ES
                      WORD.
     IP
                      WORD.
     CS
                      WORD.
     FL
                      WORD);
  CALL OUTSLINE (@MSG26);
```



```
/* TO SET UP PROC$STACK$PTR
   PS1 = \emptyset;
   PS2 = PROC$TABLE.PROC$STACK$SEG;
   PROCSSTACK.SP = 104H;
   PROCSSTACK.BP = \emptyset:
   PROCSSTACK.RETSTYPE = INTSRETURN;
   PROCSSTACK.DI = \emptyset:
   PROCSSTACK.SI = 0;
   PROC$STACK.DS = 0;
   PROCSSTACK.DX = \emptyset:
   PROCSSTACK.CX = \emptyset;
   PROCSSTACK.AX = 0;
   PROC$STACK.BX = Ø;
   PROCSSTACK.ES = \emptyset;
   PROC$STACK.IP = PROC$TABLE.PROC$IP;
   PROC$STACK.CS = PROC$TABLE.PROC$CS;
   PROCSSTACK.FL = 200H; /*SET IF FLAG (ENABLE INTR)*/
   /* SET GLOBAL LOCK */
   DO WHILE LOCKSET (@GLOBAL$LOCK,119);
                                           END:
   IF PRDS. VPS $PER $CPU < MAX $ VPS $CPU THEN DO;
      TEMP = PRDS. VPS$PER$CPU + PRDS. VP$START;
      VPM( TEMP ). VP$ID = PROC$TABLE.PROC$ID;
      VPM( TEMP ).STATE = 01;
                                     /* READY */
      VPM( TEMP ).VP$PRIORITY = PROC$TABLE.PROC$PRI;
      VPM( TEMP ).EVC$THREAD = 255;
      VPM( TEMP ).EVC$AW$VALUE = 0;
      VPM( TEMP ).SS$REG = PROC$TABLE.PROC$STACK$SEG;
      PRDS.VPS$PER$CPU = PRDS.VPS$PER$CPU + 1;
      PRDS. VP$END = PRDS. VP$END + 1;
      NR$VPS( PRDS.CPU$NUMBER ) =
         NR$VPS(PRDS.CPU$NUMBER) + 1;
   END:
          /* DO */
   /* RELEASE THE GLOBAL LOCK #/
   GLOBALSLOCK = Ø;
   RETURN;
END:
           /* CREATESPROCESS
                                 #/
```



```
/*
              PROCEDURE
/4-
                                                  * /
/* GETS A CHAR FROM THE SERIAL PORT. CHAR IS !!!NOT!!!
/* ECHOED. THAT IS RESPONSIBILTY OF USER IN THIS CASE.
/* INPUT TO SERIAL PORT VIA SBC861 DOWN LOAD PROGRAM MAY
/* NOT BE ACCEPTED.
/* POINTER IS PROVIDED BY USER SO HE CAN BE RETURNED THE
/* CALLS MADE TO: RECV$CAHR
/****
INSCHAR: PROCEDURE ( RETSPTR ) REENTRANT PUBLIC;
  DECLARE
     RETSPTR POINTER.
     INCHR BASED RETSPTR BYTE;
  DISABLE:
  INCHR = RECVSCHAR;
  ENABLE:
  RETURN;
END; /* INSCHAR */
/*1094***********************
    INSNUM PROCEDURE KLINEF 5-22-82
/*.
/#
   GETS TWO ASCII CHAR FROM THE SERIAL PORT. EXAMINES
/*
   THEM TO SEE IF THEY ARE IN THE SET Ø..F HEX AND FORMS
   A BYTE VALUE. EACH VALID HEX DIGIT IS ECHOED TO THE
/#
/*
   CRT. IMPROPER CHAR ARE IGNORED. NO ALLOWANCES ARE
/#
   MADE FOR WRONG DIGITS. GET IT RIGHT THE FIRST TIME.
/*
   IF YOU ARE INDIRECTLY ACCESSING THE SERIAL PORT VIA
/*
   THE SBC861 DOWN LOAD PROGRAM FROM THE MDS SYSTEM
/*
   INPUT MAY NOT BE ACCEPTED. A POINTER IS PASSED BY THE*/
/*
   USER SO THAT HE RETURNED THE CHARACTER.
/*-
   CALLS MADE TO:
                 INSHEX
\*********************
INSNUM: PROCEDURE ( RETSPTR ) REENTRANT PUBLIC;
  DECLARE
     RET$PTR
             POINTER.
     NUM BASED RETSPTR BYTE:
  DISABLE;
  NUM = INSHEX;
  ENABLE:
  RETURN;
END; /* INSNUM */
```



```
/+++
/* SENDS A BYTE TO THE SERIAL PORT
/* CALL MADE TO:
OUTSCHAR: PROCEDURE( CHAR ) REENTRANT PUBLIC;
  DECLARE CHAR BYTE:
  DISABLE:
  CALL SENDSCHAR ( CHAR );
  ENABLE:
  RETURN:
END:
OUT$LINE PROCEDURE KLINEF 5-20-82
                                         */
/*_____
                                        --*/
/* USING A POINTER TO A BUFFER IT WILL OUTPUT AN ENTIRE
/* LINE THRU THE SERIAL PORT UNTIL AN '%' IS ENCOUNTERED
/* OR 90 CHARACTERS IS REACHED -- WHICH EVER IS FIRST. CR'S*/
/* AND LF'S CAN BE INCLUDED.
                                         */
/****************************
OUTSLINE: PROCEDURE( LINESPTR ) REENTRANT PUBLIC;
  DECLARE
    LINESPTR POINTER.
    LINE BASED LINESPTR (80) BYTE.
    II BYTE:
  DISABLE;
  DO II = 0 TO 79;
    IF LINE( II ) = '%' THEN GO TO DONE;
    CALL SENDSCHAR( LINE( II ) );
  END:
  DONE: ENABLE:
  RETURN:
END:
```



```
/#_____
  OUTPUTS A BYTE VAULE NUMBER THRU THE SERIAL PORT
  CALLS MADE TO: OUTSHEX
<u>/*****************</u>
OUTSNUM: PROCEDURE( NUM ) REENTRANT PUBLIC;
 DECLAPE NUM BYTE;
 DISABLE;
 CALL OUTSHEX ( NUM );
 ENABLE;
 RETURN:
END:
/* IN$DNUM PROCEDURE KLINEF 5-22-82
/* GETS FOUR ASCII FROM SERIAL PORT TO FORM WORD VALUE.
/* CRITERIA ARE THE SAME AS IN PROCEDURE INSNUM.
                                       */
                                      -- 本 /
/* CALLS MADE TO: INSHEX
/**************
INSDNUM: PROCEDURE ( RETSPTR ) REENTRANT PUBLIC;
  DECLARE
    RETSPTR POINTER.
    DNUM BASED RETSPTR WORD.
   (H. L) WORD;
 DISABLE:
  H = INSHEX:
  H = SHL(H.8);
  L = INSHEX;
  DNUM = (H OR L);
  ENABLE:
```

RETURN:

END:



```
/*1261******************
    OUT$DNUM PROCEDURE KLINEF 5-20-82
        OUTPUTS A WORD VALUE NUMBER VIA THE SERIAL PORT
/*-
        CALLS MADE TO: OUTSHEX
/
*****************
*******
****
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***
***

 OUTSDNUM: PROCEDURE ( DNUM ) REENTRANT PUBLIC;
      DECLARE
            DNUM WORD, SEND BYTE;
      DISABLE;
      SEND = HIGH( DNUM );
      CALL OUTSHEX ( SEND );
      SEND = LOW( DNUM );
      CALL OUTSHEX ( SEND );
      ENABLE:
      RETURN:
END:
/*-----
/* BOTTEM LEVEL PROCEDURE THAT OBTAINS A CHAR FROM THE
/* SERIAL PORT. PARITY BIT IS REMOVED. CHAR IS !!NOT!!
/* ECHOED.
/* CALLS MADE TO: NONE
RECV$CHAR: PROCEDURE BYTE REENTRANT PUBLIC:
      DECLARE
            CHR BYTE:
      /*CHECH PORT STATUS BIT 2 FOR RECEIVE-READY SIGNAL */
      DO WHILE (INPUT(ØDAH) AND Ø2H) = 2; END;
      CHR = (INPUT(\emptysetD8H) AND \emptyset7FH);
      RETURN CHR;
```

END:



```
SEND$CHAR PROCEDURE KLINEF
/*
14-
  OUTPUTS A BYTE THRU THE SERIAL PORT. THIS IS NOT A
/*
  SERVICE AVAILABLE THRU THE GATEKEEPER BUT IT IS CALLED*/
  BY MANY OF THOSE PROCEDURES. IT WILL STOP SENDING (AND EVERYTHING ELSE) IF IT SEES A S AT INPUT. Q
/*
                                                    */
/* WILL RELEASE THE PROCEDURE TO CONTINUE.
                                                    */
/#
  THE USER BEWARE!!!!! THIS IS ONLY A DIAGNOSTIC TOOL
/* TO FREEZE THE CRT FOR STUDY. RELEASING IT DOESN'T
/* ASSURE NORMAL RESUMPTION OF EXECUTION. (YOU MAY FORCE*/
/* ALL BOARDS TO IDLE FOR EXAMPLE.)
/*------
                                                    .*/
                                                    */
SEND$CHAR: PROCEDURE(CHAR) REENTRANT PUBLIC;
  DECLARE (CHAR, INCHR) BYTE;
  /* CHECK PORT STATUS */
  INCHR = (INPUT(ØD8H) AND Ø7FH);
  IF INCHR = 13H THEN
     DO WHILE (INCHR <> 11H);
        IF ((INPUT(ØDAH) AND Ø2H) <> Ø) THEN
          INCHR = (INPUT(\emptysetD8H) AND \emptyset7FH);
     END:
  DO WHILE (INPUT(@DAH) AND @1H) = @; END;
  OUTPUT(\emptyset D8H) = CHAR;
  RETURN:
END;
```



```
/* INSHEX PROCEDURE KLINEF 5-22-82
                                 ----*/
           ...----
/* GETS 2 HEX CHAR FROM THE SERIAL PORT AND IGNORES ANY- */
/* THING ELSE. EACH VALID HEX DIGIT IS ECHOED TO THE */
/* SERIAL PORT. A BYTE VALUE IS FORMED FROM THE TWO HEX */
/* CHAR.
                                               */
/*----
                                              --*/
   CALLS MADE TO: RECVSCHAR
                                               */
INSHEX: PROCEDURE BYTE REENTRANT PUBLIC;
  DECLARE
    ASCII(*) BYTE DATA ('0123456789ABCDEF').
    ASCIIL(*) BYTE DATA('@123456789',61H,62H,63H,64H,65H,
       66H).
    (INCHR, HEXNUM, H, L) BYTE,
                      BYTE.
    FOUND
    STOP
                      BYTE:
  /* GET HIGH PART OF BYTE */
  FOUND = \emptyset:
  DO WHILE NOT FOUND:
    /* IF INVALID CHAR IS INPUT, COME BACK HERE */
    INCHR = RECV$CHAR;
    H = \emptyset;
    STOP = \emptyset;
```



```
/* COMPARE CHAR TO HEX CHAR SET */
      DO WHILE NOT STOP:
         IF (INCHR=ASCII(H)) OR (INCHR = ASCIIL(H)) THEN DO;
             STOP = \emptyset FFH;
             FOUND = ØFFH;
             CALL SEND$CHAR( INCHR ); /* TO ECHO IT */
             END;
         ELSE DO;
             H = H + 1;
            IF H = 10H THEN STOP = 0FFH;
         END: /* ELSE */
      END; /* DO WHILE */
      H = SHL(H, 4);
   END; /* DO WHILE */
   FOUND = 0;
   /* GET LOW PART OF BYTE */
   DO WHILE NOT FOUND;
      /* AGAIN DO UNTIL VALID HEX CHAR IS INPUT */
      INCHR = RECVSCHAR;
      L = \emptyset H:
      STOP = \emptyset:
      DO WHILE NOT STOP;
         IF (INCHR=ASCII(L)) OR (INCHR=ASCIIL(L)) THEN DO;
             STOP = \emptyset FFH;
            FOUND = \emptyset FFH:
             CALL SENDSCHAR (INCHR);
             END:
         ELSE DO;
             L = L + 1;
             IF L = 10H THEN STOP = 0FFH;
         END; /* ELSE */
      END; /* DO WHILE */
   END; /* DO WHILE */
   RETURN (H OR L);
END; /* INSHEX */
```



```
KLINEF 5-20-82 */
/* TRANSLATES BYTE VALUES TO ASCII CHARACTERS AND OUTPUTS*/
 THEM THRU THE SERIAL PORT
/* CALLS MADE TO: SENDSCHAR
/*****************
OUTSHEX: PROCEDURE(B) REENTRANT PUBLIC;
 DECLARE B BYTE;
 DECLARE ASCII(*) BYTE DATA ('0123456789ABCDEF');
 CALL SEND$CHAR(ASCII(SHR(B,4) AND @FH));
 CALL SENDSCHAR (ASCII (B AND OFH));
 RETURN:
END;
/***************
END; /* L2$MODULE */
/*****************************
<mark>/****************</mark>/
```



## APPENDIX F

## LEVEL I -- MCORTEX SOURCE CODE

All of the source code in LEVEL I, except the scheduler and interrupt handler, is contained in file: LEVEL1.SRC. It is compiled with the LARGE attribute. The two exceptions are written in ASM86 and had to be listed in their own module. LEVEL I is one of the relocatable code modules in file: KORE.LNK. It is part of the executable code module in file: KORE. This module contains utility procedures used only by the operating system. The memory map for all of KORE is located at the end of this Appendix. The map comes from file: KORE.MP2.



```
LEVEL1.SRC
   : प्राम
   VERSION:
               KLINEF 5-25-82
   PROCEDURES
      DEFINED:
               RETSVP
                           RDYTHISVP
               GETWORK
                           LCCATESEVC
               LOCATESSEO
                           IDLESPROC
               MONITORSPROC
   REMARKS:
             SEVERAL OF THE LITERAL DECLARATIONS BELOW
     WARNING:
     HAVE A SIMILAR MEANING IN OTHER MODULES. THAT MEAN-
     ING IS COMMUNICATED ACROSS MODULES BOUNDARIES.
     CAREFUL WHEN CHANGING THEM.
L1SMODULE:
         DO:
/*8024***********************
<u>/*************************</u>/
   LOCAL DECLARATIONS
                                                */
DECLARE
  MAXSCPU
                      LITERALLY
                                  1101
                                  10'
  MAXSVPSSCPII
                      LITER ALLY
                                 100'
  MAXSCPUSSSMAXSVPSSCPU
                      LITERALLY
  FALSE
                      LITERALLY
  READY
                      LITERALLY
  RUNNING
                      LITERALLY
  WAITING
                      LITERALLY
                                   17
  TRUE
                                 ′119′
                      LITERALLY
  NOTSFOUND
                      LITERALLY
                                 255
  PORTSCO
                      LITERALLY
                               '00C0H
                               '00C2H'
  PORTSC2
                      LITERALLY
                               'ØØCEH
                      LITERALLY
  PORTSCE
                               'ØØCCH'
  PORTSCC
                      LITERALLY
  PESET
                      LITERALLY
  INTSRETURN
                                 177<sup>4</sup>
                      LITERALLY
  IDLESSTACKSSEG
                      LITERALLY
                               10310H1
  IDLESSTACKSABS
                      LITERALLY
                              ′03100H′
                                0320H 1
  INIT$STACK$SEG
                      LITERALLY
  INITSSTACKSABS
                      LITERALLY
                               103200H1
                                0330H'
  MONITORSSTACKSSEG
                      LITERALLY
  MONITOR$STACKSABS
                      LITERALLY
                              '03300H';
```



```
* /
/#
   PROCESSOR DATA SEGMENT TABLE
     INFORMATION RELEVANT TO THE PARTICULAR PHYSICAL
/*
                                                        */
/#
                                                        45/
     PROCESSOR ON WHICH IT IS RESIDENT.
/*
                                                        */
/*
                    UNIQUE SEQUENTIAL NUMBER ASSIGNED TO
     CPUSNUMBER:
/#
                    THIS REAL PROCESSOR.
                                                        #/
/*
                    VPM INDEX OF THE FIRST VIRTUAL
                                                        #/
     VPSSTART:
/#
                    PROCESS ASSIGNED TO THIS REAL CPU.
                                                        */
/#
                    INDEX IN VPM OF LAST VIRTUAL...
                                                        */
     VPSEND:
                                                        #/
/*
     VPSSPERSCPU:
                    THE NUMBER OF VP ASSIGNED TO THIS
14
                              MAX IS 10.
                                                        #/
                    REAL CPU.
/*
                                                        #/
                    AN ARBITRARY MEASURE OF PERFORMANCE.
     COUNTER:
                                                        */
/*
                    COUNT MADE WHILE IN IDLE STATE.
DECLARE PRDS STRUCTURE
  (CPU$NUMBER
                   BYTE.
  VPSSTART
                   BYTE.
                   BYTE.
  VPSEND
  VPSSPERSCPU
                   BYTE.
  COUNTER
                   WORD) PUBLIC INITIAL(@.@.@.@.@);
/* GLOBAL DATA BASE DECLARATIONS
                                                        */
                               'GLOBAL.SRC'
/*
                                                        ¥ /
     DECLARED PUBLIC IN FILE
/*
                     IN MODULE 'GLOBALSMODULE'
                                                        #/
DECLARE VPM ( MAX$CPU$$$$MAX$VPS$CPU ) STRUCTURE
 (VPSID
                BYTE.
                BYTE,
  STATE
                BYTE.
   VPSPRIORITY
   EVCSTHREAD
                BYTE.
  EVC$AW$VALUE
                WORD.
                WORD) EXTERNAL;
  SSSREG
DECLARE
   CPUSINIT
                BYTE EXTERNAL.
  HDW$INT$FLAG( MAX$CPU ) BYTE EXTERNAL.
  NRSVPS ( MAXSCPU ) BYTE EXTERNAL.
  NR$RPS
                BYTE EXTERNAL.
                BYTE EXTERNAL;
  GLOBALSLOCK
DECLARE
   EVENTS BYTE EXTERNAL.
   EVC$TBL(100) STRUCTURE
      (EVC$NAME
                    BYTE.
      VALUE
                    WORD.
                    BYTE) EXTERNAL:
      THREAD
```



```
DECLARE
   SEQUENCERS BYTE EXTERNAL,
   SEOSTABLE(100) STRUCTURE
        (SEOSNAME
                        BYTE.
                        WORD) EXTERNAL;
         SEOSVALUE
/* DECLARATION OF EXTERNAL PROCEDURE REFERENCES
                                                                    */
/*
      THE FILE AND MODULE WHERE THEY ARE DEFINED ARE
                                                                    #/
1:
                                                                    ₩/
      LISTED.
INITIALSPROC: PROCEDURE EXTERNAL;
                                         END;
   /* IN FILE: INITKK.SRC */
   /* IN MODULE: INITSMOD
AWAIT: PROCEDURE (EVC$ ID . AWAITED $ VALUE) EXTERNAL;
   DECLARE EVESID BYTE. AWAITEDSVALUE WORD;
END:
VPSCHEDULER: PROCEDURE EXTERNAL;
                                        END:
   /* IN FILE: SCHED.ASM */
DECLARE INTVEC LABEL EXTERNAL;
   /* IN FILE: SCHED.ASM */
DECLARE INTRSVECTOR POINTER AT (Ø110H) INITIAL (GINTVEC);
   /* IN FILE:
                     SCHED.ASM */
/* THESE DIAGNOSTIC MESSAGES MAY EVENTUALLY BE REMOVED.
/* THE UTILITY PROCEDURES, HOWEVER, ARE ALSO USED BY THE */
/# MONITOR PROCESS. THEY SHOULD NOT BE REMOVED.
                                                                    #/
DECLARE
   MSG1(*) BYTE INITIAL ('ENTERING RETSVP',13,10,'%'),
MSG1A(*) BYTE INITIAL ('RUNNING$VP$INDEX = %'),
MSG4(*) BYTE INITIAL ('ENTERING RDYTHISVP',13,10,'%'),
   MSG4A(*) BYTE INITIAL ( SET VP TO READY: VP = %').
   MSG7(*) BYTE INITIAL ('ENTERING GETWORK', 13, 10, '%').
   MSG7A(*) BYTE INITIAL (
                                   SET VP TO RUNNING: VP = %').
   MSG7B(*) BYTE INITIAL ( '
                                   SELECTEDSDBR = %'),
   MSG10(*) BYTE INITIAL ('ENTERING IDLESVP',13,10,'%'),
MSG11(*) BYTE INITIAL ('UPDATE IDLE COUNT',13,10,'%'),
MSG12(*) BYTE INITIAL ('DUTTERING IDLESVP',13,10,'%'),
   MSG12(*) BYTE INITIAL ('ENTERING KERNELSINIT',10,13,' MSG20(*) BYTE INITIAL ('ENTERING LOCATESEVC',10,13,'
   MSG22(*) BYTE INITIAL ('ENTERING LOCATESEVC',10,13,'%'),
MSG23(*) BYTE INITIAL ('ENTERING LOCATESSEQ',10,13,'%').
   MSG23(*) BYTE INITIAL (' FOUND',10,13,'%'),
MSG24(*) BYTE INITIAL (' NOT FOUND',10,13,'%');
```



```
DECLARE
   CR LITERALLY 'ØDH'.
   LF LITERALLY 'ØAH';
OUT$CHAR: PROCEDURE( CHAR ) EXTERNAL;
   DECLARE CHAR BYTE;
END;
OUT $LINE: PROCEDURE( LINE $PTR ) EXTERNAL; DECLARE LINE $PTR POINTER;
END;
OUTSNUM: PROCEDURE( NUM ) EXTERNAL;
   DECLARE NUM BYTE;
END;
OUT SDNUM: PROCEDURE ( DNUM ) EXTERNAL;
   DECLARE DNUM WORD;
   END;
OUT $HEX: PROCEDURE(B) EXTERNAL;
   DECLARE B BYTE;
END:
INSCHAR: PROCEDURE ( RETSPTR ) EXTERNAL;
   DECLARE RETSPTR POINTER;
END;
INSDNUM: PROCEDURE (RETSPTR) EXTERNAL;
   DECLARE RETSPTR POINTER;
END;
INSNUM: PROCEDURE (RETSPTR) EXTERNAL;
```

DECLARE RETSPTR POINTER;

END:



```
STRUCTURE
DECLARE IDLESSTACK
                  WORD.
   (SP
    BP
                  WORD.
    RETSTYPE
                  WORD.
                  WORD.
    LENGTH (Ø3ØH)
                  WORD.
    DI
    SI
                  WORD.
   DS
                 WORD.
    DX
                 WORD.
    CX
                  WORD.
    AX
                 WORD.
    BX
                  WORD.
    ES
                  WORD.
                 POINTER,
                        /* IP.CS */
    START
                  WORD) AT (IDLESSTACKSABS)
   FL
         INITIAL (66H. Ø. INT$RETURN.
@IDLESPROC. 200H );
    2.0.0.0.0.0.2.0.
DECLARE INITSSTACK
                 STRUCTURE
   (SP
                  WORD.
                  WORD.
    BP
   RETSTYPE
                 WORD.
   LENGTH (030H)
                  WORD.
   DI
                  WORD.
    SI
                 WORD.
   DS
                  WORD.
   DX
                 WORD.
    CX
                  WORD.
    AX
                  WORD.
    BX
                  WORD.
    ES
                  WORD.
                         /* IP.CS */
    START
                 POINTER.
                  WORD) AT (INITSSTACKSABS)
    FL
      INITIAL (66H, Ø, INTSRETURN,
GINITIALS PROC. 200H);
   0,0,0,0,0,0,0,0,0,
                /* 200H SETS THE IF FLAG */
```



```
DECLARE MONITORSSTACK STRUCTURE
   (SP
                  WORD.
                  WORD.
    3 P
    RETSTYPE
                  WOED.
    LENGTH (Ø3ØH)
                  WORD.
                  WORD.
    DI
    SI
                  WORD.
    DS
                  WORD.
                  WORD.
   DX
    CX
                  WORD.
    AX
                  WORD.
    BX
                  WORD.
    ES
                  WORD.
                  POINTER. /* IP.CS */
    START
                  WORD) AT (MONITOR $ STACK $ A B S )
    FL
      INITIAL (66H, Ø, INT $ RETURN,
0.0.0.0.0.0.0.0. GMONITOR $PROC. 200H);
<mark>/******************</mark>/
/* RETSVP PROCEDURE KLINEF 5-25-82
         /* USED BY THE SCHEDULER TO FIND OUT WHAT IS THE CURRENT
                                               */
/* RUNNING PROCESS. IT'S INDEX IN VPM IS RETURNED.
                                               */
                                              -*/
/* CALLS MADE TO: OUT$HEX OUT$CHAR
                                               次 /
RETSVP: PROCEDURE BYTE REENTRANT PUBLIC:
  DECLARE RUNNINGSVPSINDEX BYTE;
  CALL OUTSLINE (@MSG1);
    SEARCH THE VP MAP FOR RUNNING PROCESS INDEX */
RUNNING$VP$INDEX = PRDS.VP$START TO PRDS.VP$END;
    IF VPM( RUNNINGS VPSINDEX ).STATE = RUNNING
    THEN GO TO FOUND;
  END; /* DO */
FOUND:
  CALL OUTSLINE (GMSG1A);
  CALL OUTSHEX (RUNNING SVPSINDEX);
  CALL OUT $ CHAR (CR);
  CALL OUTSCHAR(LF);
  RETURN RUNNINGSVPSINDEX:
END; /* RETSVP PROCEDURE */
```



```
/* RDYTHIS VP PROCEDURE KLINEF 5-25-82
/*--
   CHANGES A VIRTUAL PROCESSOR STATE TO READY
                                        ----*/
   CALLS MADE TO: OUT$HEX OUT$CHAR
                                             #/
<u>/*********************</u>/
RDYTHISVP: PROCEDURE REENTRANT PUBLIC;
  DECLARE VP BYTE;
  CALL OUT $LINE (@MSG4);
  VP = RETSVP;
  CALL CUT$LINE(@MSG4A);
  CALL OUTSHEX(VP);
  CALL OUT $ CHAR (CR);
  CALL OUT$CHAR(LF);
  VPM(VP).STATE = READY;
  RETURN;
END; /* RDYTHISVP PROCEDURE */
```



```
/* GETWORK PROCEDURE KLINEF 5-25-82 */
/* DETERMINES THE NEXT ELIGIBLE VIRTUAL PROCESSOR TO RUN */
   CALLS MADE TO: OUTSCHAR OUTSLINE OUTSDNUM
<u>/**********************</u>/
GETWORK: PROCEDURE WORD REENTRANT PUBLIC:
  DECLARE (PRI, N.I) BYTE;
  DECLARE SELECTED$DBR WORD;
  DECLARE DISPLAY BYTE:
  CALL OUTSLINE (@MSG7);
  PRI = 255;
  DO /* SEARCH VPM FOR ELIGIBLE VIRTUAL PROCESSOR TO RUN */
     I = PRDS.VP$START TO PRDS.VP$END;
     IF /* THIS VP'S PRIORITY IS HIGHER THAN PRI */
        ((VPM(I).VP$PRIORITY <= PRI) AND
        (VPM(I).STATE = READY)) THEN DO;
          /* SELECT THIS VIRTUAL PROCESSOR */
          PRI = VPM(I).VPSPRIORITY;
          N = I:
  END; /* IF */
END; /* DO LOOP SEARCH OF VPM */
  /* SET SELECTED VIRTUAL PROCESSOR */
  VPM(N).STATE = RUNNING;
  SELECTED$DBR = VPM(N).SS$REG;
  CALL OUTSLINE (@MSG7A);
  CALL OUTSHEX(N);
  CALL OUT $ CHAR (CR);
  CALL OUTSCHAR(LF);
  CALL OUT $LINE (@MSG7B);
  CALL OUTSDNUM(SELECTEDSDBR);
  CALL OUTSCHAR(CR);
  CALL OUTSCHAR(LF);
  RETURN SELECTEDSDBR;
END; /* GETWORK PROCEDURE */
```



```
/* LOCATESEVC PROCEDURE KLINEF 5-25-82 */
/* FUNCTION CALL. RETURNS THE INDEX IN EVENTCOUNT TABLE
                                                    */
/* OF THE EVENT NAME PASSED TO IT.
                                                    */
/* CALLS MADE TO: OUTSCHAR OUTSLINE
\*********************
LOCATESEVC: PROCEDURE (EVENTSNAME) BYTE REENTRANT PUBLIC;
  DECLARE EVENTSNAME BYTE;
  DECLARE (MATCH.EVCTBLSINDEX) BYTE;
  CALL OUTSLINE (@MSG2Ø);
  MATCH = FALSE;
  EVCTBLSINDEX = \emptyset;
  /* SEARCH DOWN THE EVENTCOUNT TABLE TO LOCATE THE */
  /* DESIRED EVENTCOUNT BY MATCHING THE NAMES */
  DO WHILE (MATCH = FALSE) AND (EVCTBLSINDEX < EVENTS);
     /* DO WHILE HAVE NOT FOUND THE EVENTCOUNT AND HAVE NOT */
     /* REACHED END OF THE TABLE */
     IF EVENTSNAME = EVCSTBL(EVCTBLSINDEX).EVCSNAME THEN
        MATCH = TRUE:
     ELSE
        EV CTBL$INDEX = EVCTBL$INDEX+1;
       /* WHILE */
  /* IF HAVE FOUND THE EVENTCOUNT */
     (MATCH = TRUE) THEN DO;
     /* RETURN ITS INDEX IN THE EVC$TBL #/
     CALL OUT$LINE(@MSG23);
     RETURN EVCTELSINDEX:
     END;
  ELSE DO;
     /* RETURN NOT FOUND CODE */
     CALL OUT$LINE(@MSG24);
     RETURN NOTSFOUND;
  END; /* ELSE */
END; /* LOCATESEVC PROCEDURE */
```



```
/* LOCATESSEQ PROCEDURE KLINEF 5-23-82 */
/* FUNCTION CALL TO RETURN THE INDEX OF THE SEQUENCER
/* SPECIFIED IN THE SEQ-TABLE.
/* CALLS MADE TO: OUTSLINE
\<del>*</del>
LOCATESSEQ: PROCEDURE(SEQSNAME) BYTE REENTRANT PUBLIC;
  DECLARE SEQ$NAME BYTE;
  DECLARE ( MATCH, SEQTBLSINDEX ) BYTE;
  CALL OUTSLINE (GMSG22);
  MATCH = FALSE;
  SEQTBL$INDEX = \emptyset;
  DO WHILE (MATCH = FALSE) AND (SEOTBL'SINDEX < SEQUENCERS);
     IF SEOSNAME = SEOSTABLE (SEOTBLSINDEX).SEOSNAME THEN
       MATCH = TRUE;
     ELSE
       SEOTBLSINDEX = SEOTBLSINDEX + 1;
  END; /* WHILE */
  IF (MATCH = TRUE) THEN DO;
     CALL OUT$LINE(@MSG23);
     RETURN SEQTBL$ INDEX;
     END; /* IF */
  ELSE DO;
     CALL CUT$LINE(@MSG24);
     RETURN NOTSFOUND;
  END; /* ESLE */
    /* LOCATESSEQ PROCEDURE */
END:
```



```
KLINEF
1%
/#
   THIS PROCESS IS SCHEDULED IF ALL OTHER PROCESSES IN
/* THE VPM ARE BLOCKED. THE STARTING ADDRESS IS PROVIDED ★/
/#
   TO THE IDLESSTACK AND PLACED IN PRDS.IDLESDBR. A
/*
   COUNTER IS INCREMENTED ABOUT EVERY SECOND. THE COUNT */
/*
   IS MAINTAINED IN THE PRDS TABLE AND IS A ROUGH MEASURE*/
/* OF SYSTEM PERFORMANCE BY GIVING AN INDICATION OF THE
/*
   AMOUNT OF TIME SPENT IN THE IDLE PROCESS.
/*_.
/#
                 PLM86 PROCEDURE 'TIME'
   CALLS MADE TO:
/*
                 OUTSLINE
/**********************
IDLESPROC: PROCEDURE REENTRANT PUBLIC;
  DECLARE I BYTE;
  CALL OUTSLINE (@MSG10);
  /* DELAYS ONE (1) SECOND */
LOOP: DO I = 1 TO 40;
       CALL TIME( 250 );
     END:
     CALL OUTSLINE (@MSG11);
     PRDS.COUNTER = PRDS.COUNTER + 1;
     GO TO LOOP;
     /* IDLE$PROC */
EN D:
```



```
/* MONITOR PROCESS
                          KLINEF 5-26-82
/*----
                                    /#
   THE MONITOR PROCESS IS INITIALIZED BY THE CS LIKE
  INIT AND IDLE. IT HAS THE RESERVED ID OF ØFEH AND A
14
/*
   PRIORITY OF 0H. IT IS ALWAYS BLOCKED OR WAITING UNTIL*/
/#
   IT IS PREEMTED BY THE USER.
/*----
                                                 -*/
14
                                                  #/
   CALLS MADE TO: OUTSLINE
                             OUTSCHAR
15
                                                  #/
                 OUT $ DNUM
                             INSDNUM
14
                                                  */
                 INSNUM
MONITORSPROC: PROCEDURE REENTRANT PUBLIC;
  DECLARE
    PTR
                    POINTER.
     PTR2
                    POINTER.
     PTR3 BASED PTR2
                    POINTER.
     ADDR STRUCTURE (OFFSET WORD, BASE WORD).
     CONTENTS BASED PTR BYTE;
  DECLARE
    (LINECOMPLETE, LOOP2)
                          BYTE.
    (QUANTITY. COUNT)
                          BYTE.
    (INCHR, INDEX, VALIDSCMD) BYTE;
  LOOP: VALID$CMD = \emptyset;
     CALL OUTSCHAR(CR);
     CALL OUTSCHAR(LF);
     CALL OUTSCHAR('.');
     DO WHILE NOT VALIDSCMD;
       CALL INSCHAR (GINCHR);
       IF (INCHR = 'D') OR (INCHR = 'S') OR (INCHR = 'E') THEN
          VALIDSCMD = ØFFH:
       IF (INCHR=64H) OR (INCHR=65H) OR (INCHR=73H) THEN
          VALIDSCMD = ØFFH;
       IF VALIDSCMD = ØFFH THEN CALL OUTSCHAR(INCHR);
     END; /* DO WHILE */
```



```
IF (INCHR = 'D') OR (INCHR = 64H) THEN DO;
   /* DISPLAY COMMAND SECTION */
   CALL INSDNUM(GADDR.BASE);
   CALL OUTSCHAR (':');
   CALL INSDNUM(GADDR.OFFSET);
   PTR2 = @ADDR:
   PTR = PTR3:
   /* CONTENTS SHOULD NOW BE SET */
   DO WHILE (INCHR<>CR) AND (INCHR<>23H);
      CALL INSCHAR (GINCHR);
   END: /* DO WHILE */
   IF INCHR = CR THEN DO;
      CALL OUT $ CHAR( '-');
      CALL OUTSNUM (CONTENTS);
      CALL OUT $ CHAR(CR);
      CALL OUTSCHAR(LF);
   END; /* IF NORMAL 1 ADDR DISPLAY */
   IF INCHR = 23H THEN DO;
      COUNT = \emptyset;
      CALL OUTSCHAR('#');
      CALL INSNUM(GOUANTITY);
      DO WHILE QUANTITY > 2;
         CALL OUTSCHAR(CR);
         CALL OUTSCHAR(LF):
         CALL OUTSDNUM(ADDR.BASE);
         CALL OUTSCHAR(':');
         CALL OUTSDNUM(ADDR.OFFSET);
         LINECOMPLETE = FALSE;
         DO WHILE LINECOMPLETE = FALSE;
            CALL OUTSCHAR( '
            CALL OUTSNUM(CONTENTS);
            ADDR.OFFSET = ADDR.OFFSET + 1;
            PTR = PTR3;
            QUANTITY = QUANTITY - 1;
            IF ((ADDR.OFFSET AND 000FH)=0) OR
               (QUANTITY = Ø) THEN LINECOMPLETE=TRUE;
         END; /* DO WHILE LINE NOT COMPLETE */
      END; /* DO WHILE QUANTITY */
   END: /* IF MULTI ADDR DISPLAY */
END; /* DISPLAY COMMAND SECTION */
```



```
IF (INCHR='S') OR (INCHR=73H) THEN DO:
   /* SUBSTITUTE COMMAND SECTION */
   CALL INSDNUM(@ADDR.BASE);
CALL OUTSCHAR(':');
   CALL INSDNUM(GADDR.OFFSET);
   CALL OUTSCHAR ('-'):
   PTR2 = @ADDR;
   PTR = PTR3:
   /* CURRENT CONTENTS SHOULD NOW BE AVAILABLE */
   CALL OUTSNUM(CONTENTS):
   LOOP2 = TRUE:
   DO WHILE LOOP2 = TRUE;
      DO WHILE (INCHR<>',')AND(INCHR<>'')
         AND(INCHR<>CR)
         CALL INSCHAR(GINCER);
      END:
      IF (INCHR = CR) THEN LOOP2 = FALSE;
      IF (INCHR = ', '
                       ) THEN DO;
          /* SKIP THIS ADDR AND GO TO NEXT FOR SUB */
         CALL OUTSCHAR(CR);
         CALL OUTSCHAR(LF);
         ADDR.OFFSET = ADDR.OFFSET + 1;
         PTR = PTR3:
         CALL OUTSDNUM(ADDR.BASE);
         CALL OUTSCHAR(':');
         CALL OUTSDNUM(ADDR.OFFSET);
         CALL OUTSCHAR('-');
         CALL OUTSNUM(CONTENTS);
      END; /* IF SKIP FOR NEXT SUB */
IF (INCHR = ') THEN DO;
   CALL OUTSCHAR(');
          CALL INSNUM(@CONTENTS);
         DO WHILE (INCHR<>CR) AND (INCHR<>'.');
             CALL INSCHAR (GINCHR);
         END;
         IF (INCHR = CR) THEN LOOP2 = FALSE;
         IF (INCHR = ',') THEN DO;
             CALL OUTSCHAR('.');
             ADDR.OFFSET = ADDR.OFFSET + 1;
             PTR = PTR3:
             CALL OUT $ CHAR (CR);
             CALL OUTSCHAR(LF);
             CALL OUTSDNUM (ADDR.BASE);
             CALL OUTSCHAR( ': ');
             CALL OUT $ DNUM (ADDR.OFFSET);
             CALL OUTSCHAR('-');
             CALL OUTSNUM (CONTENTS);
          END; /* IF GO TO NEXT ADDR */
      END; /* IF CHANGE CONTENTS */
      INCHR = 'X': /* REINITIALIZE CMD */
```





```
STARTING POINT OF THE OPERATING SYSTEM
/# ROUTINE INITIALIZES THE OS AND IS NOT REPEATED.
/* TO INITIALIZE THE PRDS TABLE FOR THIS CPU */
DECLARE CPUSPTR POINTER DATA(GPRDS.CPUSNUMBER).
         ZZ BYTE:
DISABLE:
CALL OUTSLINE (@MSG12);
/* INITIALIZE PPI
                    AND PIC*/
OUTPUT(PORTSCE) = 80H; /* PPI CONTROL - MAKE PORT C OUTPUT */
OUTPUT(PORT$CØ) = 13H; /* PIC - ICW1 - EDGE TRIGGERED */
OUTPUT(PORT$C2) = 4ØH; /* PIC - ICW2 -VECTOR TABLE ADDRESS */
OUTPUT(PORT $C2) = OFH; /* PIC - ICW4 -MCS86 MODE, AUTO EOI */
/* ESTABLISH UNIQUE SEQUENTIAL NUMBER FOR THIS CPU */
/# SET GLOBALSLOCK */
DO WHILE LOCKSSET (@GLOBALSLOCK,119); END;
PRDS.CPU$NUMBER = CPU$INIT;
CPUSINIT = CPUSINIT + 1;
/* RELEASE GLOBAL LOCK */
GLOBALSLOCK = Ø:
/* SET UP INITIAL START AND END FOR PROC TABLE */
PRDS.VP$START = \emptyset;
DO ZZ = 1 TO PRDS.CPU$NUMBER;
  PRDS.VP$START = PRDS.VP$START + MAX$VPS$CPU;
END:
PRDS. VP$END = PRDS. VP$START + 2;
PRDS. VPS SPERSCPU = 3;
/* INITIALIZE THE VP MAP FOR IDLE AND INIT PROC #/
/* AND MONITOR PROCESS */
VPM(PRDS.VP$START).VP$ID = 255;
VPM(PRDS.VP$START).STATE = 1;
VPM(PRDS.VP$START).VP$PRIORITY = 0;
VPM(PRDS.VP$START).EVC$THREAD = 255;
VPM(PRDS.VP$START).EVC$AW$VALUE = Ø;
VPM(PRDS.VP$START).SS$REG = INITSSTACK$SEG;
```



```
VPM(PRDS.VP$START+1).VP$ID = 255;
VPM(PRDS.VP$START+1).STATE = 1;
VPM(PRDS.VP$START+1).VP$PRIORITY = 255;
VPM(PRDS. VPSSTART+1).EVCSTHREAD = 255;
VPM(PRDS.VP$START+1).EVC$AW$VALUE = 0;
VPM(PRDS.VP$START+1).SS$REG = IDLE$STACK$SEG;
VPM(PRDS. VPSSTART+2). VPSID = ØFEH;
VPM(PRDS.VP$START+2).STATE = 7;
VPM(PRDS.VP$START+2).VP$PRIORITY = \emptyset;
VPM(PRDS.VPSSTART+2).EVCSTHREAD = 255;
VPM(PRDS.VP$START+2).EVC$AW$VALUE = Ø:
VPM(PRDS. VPSSTART+2).SSSREG = MONITORSSTACKSSEG;
NRSEPS = NRSEPS + 1;
NRSVPS(PRDS.CPUSNUMBER) = 3;
HDW$INT$FLAG( PRDS.CPU$NUMBER ) = 0;
ENABLE:
CALL VPSCHEDULER;
                    /* - - NO RETURN */
/**********************
END: /* L1$MODULE */
/****************
```



ISIS-II MCS-86 LCCATER. V1.1 INVOKED BY:
LOC86 KORE.LNK ADDRESSES (SEGMENTS (&
STACK (03000H),&
INITMOD\_CODE (02800H),&
GLOBALMODULE\_DATA (040000H)))&
SEGSIZE (STACK (75H))&
ES (0H TO 0FFFH) MAP
WARNING 56: SEGMENT IN RESERVED SPACE
SEGMENT: (NO NAME)

SYMBOL TABLE OF MODULE L1MODULE READ FROM FILE KORE.LNK WRITTEN TO FILE : F2:KORE

BASE	OFFSET	TYPE	SYMBOL	BASE	CFFSET	TYPE	SYMBOL
0240H 0100H 0100H 0100H 0182H	000AH 0427H 02E2H 01C0E 0BB5H	PUB PUB PUB PUB PUB	PRDS IDLEPROC LOCATEEVC RDYTHIS VP OUTHEX	0100H 0100H 0100H 0100H 0182H	046AH 0381H 0217H 014EH CABCH	PUB PUB PUB PUB	MONITORPROC LOCATES EQ GETWORK RETVP INHEX
Ø182H Ø182H Ø182H	ØA6ØH ØA11H Ø9CØH	PUF PUB PUB	SENDCHAR CUTDNUM OUTNUM	0182E 0182E 0182E	ØA3DH Ø9DPH Ø971H	PUB PUB PUB	RECVCHAR INDNUM OUTLINE
Ø182H Ø182H	0959F 0923H	PUB PUB	OUTCHAR INCHAR	Ø182E	093 EH 07DEH	PUB PUB	INNUM CREATEPROC
0182H 0182H 0182H	0772H 04E7H 027FH	PUB PUB PUB	TICKTT PREEMPT AWAIT	0182F 0182F 0182H	96ECH 9334H	PUB PUB PUB	CREATES EQ ADVANCE
0182H 0264H	0180H 0000F	PUB	CREATEEVC VPSCHEDULER	€192H	0203H 0060H 003DH	PUB	READ GATEKEEPER INTVEC
0280E E000E E000E	0002E 0409H	PUB PUB	INITIAL PROC SEQTABLE	ECCCF	0190H 0408H	PUB	V PM S EQUENCERS
E000H	Ø4C7H Ø4C6H Ø4B2H	PUB	CPUINIT VENTS NRVPS	7000H Е000H Е000H	0000H 04BCH 04B1H	PUB PUB	EVCTBL HDWINTFLAG NRRPS
EØØØH	Ø4EØH	PUE	GLOBALLOCK				

MEMORY MAP OF MODULE LIMODULE READ FROM FILE KORF.LNK WRITTEN TO FILE :F0:KORE



MODULE START ADDRESS PARAGRAPH = 0100H OFFSET = 0030H SEGMENT MAP

START	STOP	LENGTH	ALIGN	NAME	CLASS
00110F 01000H 01826H 0240AH	00113H 01825H 02408H 0240AH	0004H 0826H 0823H 0000H	A W W	(ABSCLUTE) L1MODULE_CODE L2MODULE_CODE GLOBALMODULE_C -ODE	CODE
0240AH 0253CH 02620H 02640H 02640H	0253BH 0261FH 0263DH 02640H 026E0H	0132H 00E4H 001EH 0000H 00A1H	W W G G	L1MODULE_DATA L2MODULE_DATA INITMOD_DATA ??SEG SCHEDULER	DATA DATA DATA
02800H 03000H 03100H 03200H 03300H	22824H 03074H 03173H 0327BH 0337BH	0025H 0075H 0070H 0070H 0070H	W W A A	INITMOD_CODE STACK (ABSOLUTE) (ABSOLUTE) (ABSOLUTE)	CODE STACK
E0000H E05F6H	EØ5F4H EØ5F6H	05F5H 0000H	W	GLOBALMODULE_D -AT4 MEMORY	DATA MEMORY



### APPENDIX G

# SCHEDULER & INTERRUPT HANDLER SOURCE CODE

The source code in this appendix is part of LEVEL I, but it was assembled under ASM86 instead of of compiled. No special attributes are required for the assembler. The source code is contained in file: SCHED.ASM. It is linked along with the other modules of LEVEL I and LEVEL II into file: KORE.LNK. Its memory map is included in the memory map for KORE.



EXTRN GETWORK: FAR
EXTRN RDYTHISVP: FAR
EXTRN PRDS: BYTE
EXTRN HDWINTFLAG: BYTE
EXTRN GLOBALLOCK: BYTE

SCHEDULER SEGMENT

PUBLIC VPSCHEDULER PUBLIC INTVEC

VPSCHEDULER PROC FAR

ASSUME CS:SCHEDULER
ASSUME DS:NOTHING
ASSUME SS:NOTHING
ASSUME ES:NOTHING

; ENTRY POINT FOR A CALL TO SCHEDULER

CLI PUSH DS MOV CX,ØH

; SWAP VIRTUAL PROCESSORS. THIS IS ACCOMPLISHED BY ; SAVING THE SP AND BP REGISTERS ON THE STACK, ALONG ; WITH THE RETURN TYPE FLAG AND GETTING A NEW "DBR", ; THE SS REGISTER OR STACK SEGMENT REGISTER OF THE ; PROCESS SELECTED TO RUN NEXT

INTJOIN: MOV SS:WORD PTR Ø,SP

MOV SS:WORD PTR 2,BP

MOV SS:WORD PTR 4,CX

CALL GETWORK

MOV SS,AX

; SS:= SELECTED SS\_REG

; SWAP VIRTUAL PROCESSOR CONTEXT COMPLETE AT THIS POINT; NOW OPERATING IN NEWLY SELECTED PROCESS STACK



```
MOV SP,SS:WORD PTR Ø ; SP:= SELECTED ; BP:= SELECTED ;
     MOV CX.SS:WORD PTR 4
     ; CHECK FOR RETURN TYPE. NORMAL OR INTERRUPT
     CMP CX,77H
     JZ INTRET
  NORM RET: POP DS
     : UNLOCK GLOBALSLOCK
     MOV
        AX.SEG GLOBALLOCK
         ES, AX
     MOV
     MOV
        ES:GLOBALLOCK.Ø
     STI
     RET
VPSCHEDULER ENDP
; *
   INTERRUPT HANDLER
: *
                                                   *
INTERRUPT HANDLER PROC NEAR
  ASSUME CS:SCHEDULER
  ASSUME DS: NOTHING
  ASSUME SS:NOTHING
  ASSUME ES: NOTHING
INTVEC: CLI
  PUSH ES
           ; SAVE NEEDED REGS TO TEST INTERRUPT FLAG
  PUSH BX
  PUSH AX
  PUSH CX
  CALL HARDWARE INT_FLAG
  MOV
      AL,Ø
      AL, ES: HDWINTFLAG[BX]
  XCHG
  CMP AL. 77H
                     ; IS INT FLAG ON ?
                     ; IF 'YES' SAVE REST REGS
  JZ
     PUSH REST REGS
```



```
; IF 'NOT' RESUME PREVIOUS
   POP
        CX
                          ; EXECUTION POINT
   POP
       AX
   POP
        BX
   POP
   STI
   IRET
PUSH REST REGS: PUSH DX ; FLAG WAS ON SO NEED
   PUSH DS
                         ; PE-SECHEDULE
   PUSH SI
   PUSH DI
   MOV AX, SEG GLOBALLOCK
  MOV ES, AX
CK: MOV AL, 119
                           ; LCCK GLOBAL LOCK
   LOCK XCHG ES:GLOBALLOCK, AL
   TEST AL.AL
   JNZ CK
   CALL RDYTHISVP
   MOV CX,77H
                        ; JUMP TO SCHEDULER
   JMP INTJOIN
INTRET: POP DI
   POP SI
                             : RETURN FOR
   POP DS
                             ; PROCESS WHICH
   POP DX
                             ; HAD PREVIOUSLY
   POP CX
                             ; BEEN INTERRUPTED
        ; UNLOCK GLOBAL$LOCK
   MOV
        AX.SEG GLOBALLOCK
   MOV
       ES, AX
   MOV ES:GLOBALLOCK.Ø
   POP AX
   POP BX
   POP ES
   STI
   IRET
INTERRUPT HANDLER ENDP
```



```
;毕
     HARDWARE INTERRUPT FLAG
; *
HARDWARE INT FLAG PROC
                    NEAR
  ASSUME CS:SCHEDULER
  ASSUME DS:NOTHING
  ASSUME SS: NOTHING
  ASSUME ES: NOTHING
HDW FLAG: MOV AX.SEG PRDS
  MOV ES, AX
  MOV
      BX,ØH
      CL.ES:PRDS[BX]
                     GET CPU #
  MOV
  MOV
      CH.Ø
                      ; RETURN IN BX
      BX.CX
  MOV
      AX.SEG HDWINTFLAG
                      SET UP HDWSINTSFLAG
  MOV
  MOV ES. AX
                           SEGMENT
                        RETURN IN ES REG
  RET
  HARDWARE INT FLAG
                  ENDP
```

\*

\*

SCHEDULER ENDS

END



#### APPENDIX H

## GLOBAL DATA BASE AND INITIAL PROCESS CODE

Two files are presented here: GLOBAL.SRC and INITK.SRC. They are both separately compiled with the LARGE attribute. They are linked into the file: KORE.LNK. They are represented in the memory map for KORE located at the end of Appendix E. INITK reserves only the minimum amount of space required by operating system for the initial process. The user's initial process may be larger. The user may have to explicitly reserve more space in the LOC86 command. See the file: LOCP.CSD for an example. If you look at the KORE memory map at the end of Appendix F, you will see that the INITMOD\_CODE segment is only 25H bytes long.



```
/**********************
GLOBAL.SRC
              KLINEF 5-25-82
  VERSION:
  PROCEDURES
              NONE
      DEFINED:
   REMARKS: THIS MODULE CONTAINS DECLARATIONS FOR ALL THE
         GLOBAL DATA THAT RESIDES IN SHARED COMMON
         MEMORY. IT'S LOCATED THERE BY THE LOCATE COM-
         MAND AND BY SPECIFYING THAT THE
         GLOBALSMODULE DATA SEGMENT BE LOCATED AT SOME
         ABSOLUTE ADDRESS.
GLOBALSMODULE:
            DO:
THE FOLLOWING THREE LITERAL DECLARATIONS ARE ALSO
/*
  GIVEN IN THE LEVEL1 & LEVEL2 MODULES OF THE OPERATING */
/*
   SYSTEM. A CHANGE HERE WOULD HAVE TO BE REFLECTED IN
/*
  THOSE MODULES ALSO.
                                            */
DECLARE
                           10,
  MAXSCPU
                   LITERALLY
  MAX$VPS$CPU
                   LITERALLY
  MAXSCPUSSSMAXSVPSSCPU LITERALLY
                           1001:
DECLARE
  GLOBAL$LOCK BYTE PUBLIC INITIAL(0);
/* THIS SHOULD REFLECT THE MAXSCPU ABOVE */
DECLARE
                 BYTE PUBLIC INITIAL (0).
     NRSRPS
     NR$VPS(MAX$CPU) BYTE PUBLIC
                 INITIAL (Ø,Ø,Ø,Ø,Ø,Ø,Ø,Ø,Ø,Ø);
DECLARE HDW$INT$FLAG(MAX$CPU) BYTE PUBLIC;
DECLARE EVENTS
            BYTE PUBLIC INITIAL(1);
DECLARE EVCSTBL(100) STRUCTURE
                BYTE.
      (EVCSNAME
                WORD.
      VALUE
      THREAD
                BYTE)
                      PUBLIC
                      INITIAL(@FEH, 0, 255);
  /* EVC FE IS RESERVED FOR THE OP SYS */
```



```
DECLARE CPUSINIT BYTE PUBLIC INITIAL(0);
DECLARE SEQUENCERS
                   BYTE PUBLIC INITIAL(0);
DECLARE SEOSTABLE (100) STRUCTURE
                    BYTE, WCRD) PUBLIC;
       (SEOSNAME
        SEOSVALUE
DECLARE VPM( MAX$CPU$$$$MAX$VPS$CPU ) STRUCTURE (VP$ID BYTE,
        VP$STATE
                         BYTE.
        VP$PRIORITY
                         BYTE.
                         BYTE.
        EV C$THR EAD
        EVC$AW$VALUE
                         WORD,
                         WORD) PUBLIC;
        SSSREG
END; /* MODULE */
```



```
/<del>*****************</del>
/* INITK MODULE
                                    KLINEF 5-27-82*/
/* THE CODE SEGMENT OF THIS MODULE IS WHAT RESERVES SPACE */
/* BY THE OS FOR THE USER INITIAL PROCESS. THIS IS
                                                     4/
/* EXECUTABLE IN IT'S OWN RIGHT. THUS IF THE USER DOES
                                                      */
/* NOT PROVIDE AN INITIAL PROCESS THIS ONE WILL EXECUTE, */
/* BLOCK ITSELF, AND IDLE THE CPU. THE ADDRESS OF THE
                                                      #/
/* INITIAL CODE SEGMENT IS PROVIDED TO LEVEL1 AND IT IS
                                                      本 /
                                                     #/
/* REFLECTED IN THE PLM LOCATE COMMAND. THE ADDRESSES
/* PROVIDED MUST AGREE. THIS PROCESS HAS THE HIGHEST
                                                      */
/* PRIORITY AND WILL ALWAYS BE SCHEDULED FIRST BY THE
                                                      */
/* SCHEDULER.
/* CALLS MADE TO: AWAIT
/**********************
INITSMOD: DO:
  DECLARE
     MSG13(*) BYTE INITIAL(10, 'ENTERING INITIAL PROCESS ',
                               13,10, (%');
  OUTSLINE: PROCEDURE ( PTR ) EXTERNAL;
     DECLARE PTR POINTER:
  END:
  AWAIT: PROCEDURE( NAME, VALUE ) EXTERNAL;
     DECLARE NAME BYTE, VALUE WORD;
  END:
  INITIALSPROC: PROCEDURE PUBLIC;
     DECLARE I BYTE;
     /* AFTER INITIALIZATION THIS PROCESS BLOCKS
     /* ITSELF TO ALLOW THE NEWLY CREATED PROCESSES
                                                   */
     /* TO BE SCHEDULED.
     /* THIS AREA SHOULD BE WRITTEN OVER BY USER INIT */
     /* PROCEDURE MODULE.
     CALL OUTSLINE (@MSG13);
     CALL AWAIT ( ØFEH. 1);
  END; /* INITIAL $PROC */
END; /* INITSMOD */
```



## APPENDIX I

# USER GATE MODULE SOURCE CODE

This source code is contained in file: GATE.SRC. It is compiled with the attribute LARGE. The object code file: GATE.OBJ is given to the user to link with his initial process and user processes.



```
/*AAAAP***********************
   GATE MODULE FILE 'GATE.SRC' KLINNEF 5-26-82
   THIS MODULE IS GIVEN TO THE USER IN OBJ FORM TO LINK
/* WITH HIS INITIAL AND PROCESS MODULES. ANY CHANGES TO #/
/* USER SERVICES AVAILABLE FROM THE OS HAVE TO BE
/* REFLECTED HERE. IN THIS WAY THE USER DOES NOT HAVE TO#/
/* BE CONCERNED WITH ACTUAL GATEKEEPER SERVICES CODES.
/* ALL CALLS ARE MADE TO THE GATEKEEPER IN LEVEL2 OF THE
/* OS. THE ADDRESS OF THE GATEKEEPER MUST BE GIVEN BELOW.*/
GATESMOD: DO:
/* REFLECT GATEKEEPER ADDRESS HERE. GK1=OFFSET. GK2=BASE */
  DECLARE (GK1.GK2) WORD DATA (0060H,0182H),
             GATESKEEPER POINTER AT (@GK1);
  DECLARE RETS WORD.
       RETS SPTR POINTER DATA (GRETS);
AWAIT: PROCEDURE ( NAME, COUNT ) PUBLIC;
           NAME BYTE, COUNT WORD;
    DECLARE
    CALL GATESKEEPER( Ø. NAME, COUNT. Ø. Ø);
    RETURN;
      /* AWAIT */
  END;
ADVANCE: PROCEDURE( NAME ) PUBLIC;
    DECLARE NAME BYTE:
    CALL GATE$KEEPER( 1. NAME. Ø. Ø. Ø );
    RETURN:
        /* ADVANCE */
  END:
CREATESEVC: PROCEDURE( NAME ) PUBLIC;
    DECLARE NAME BYTE;
    CALL GATESKEEPER( 2. NAME. Ø. Ø. Ø);
    RETURN:
       /* CREATESEVC */
```



```
CREATESSEO: PROCEDURE( NAME ) PUBLIC;
    DECLARE NAME BYTE:
     CALL GATESKEEPER ( 3. NAME. Ø. Ø. Ø );
    RETURN:
           CREATESSEQ #/
  END;
       /*
TICKET: PROCEDURE ( NAME ) WORD PUBLIC;
    DECLARE NAME BYTE:
    CALL GATESKEEPER ( 4. NAME, Ø. RETSSPTR );
    RETURN RETS:
        /*
            TICKET #/
  END:
READ:
         PROCEDURE ( NAME ) WORD PUBLIC;
    DECLARE NAME BYTE;
    CALL GATESKEEPER ( 5. NAME. Ø. RETSSPTR );
    RETURN RETS;
         /*
            READ
                   #/
CREATESPROC: PROCEDURE ( PROCSID, PROCSPRI, PROCSSTACKSLOC,
                      PROCSIP, PROCSCS ) PUBLIC;
  DECLARE ( PROCSID, PROCSPRI ) BYTE,
    (PROC$STACK$LOC. PROC$IP. PROC$CS ) WORD;
  DECLARE PROCSTABLE STRUCTURE
    (PROCSID
                   BYTE.
    PROCSPRI
                   BYTE.
    PROCSSTACKSSEG
                   WORD.
    PROCSIP
                   WORD.
                   WORD);
    PROC$CS
  DECLARE PROCSPTR POINTER DATA (GPROCSTABLE);
  PROCSTABLE.PROCSID = PROCSID;
  PROC$TABLE.PROC$PRI = PROC$PRI;
  PROC$TABLE.PROC$STACK$SEG = PROC$STACK$LOC / 10H;
  PROCSTABLE.PROCSIP = PROCSIP;
  PROC$TABLE.PROC$CS = PROC$CS;
  CALL GATESKFEPER( 6, 0, 0, PROCSPTR );
  RETURN;
END; /* CREATESPROC */
```



```
/* Ø13 Q****************************
OUTSCHAR: PROCEDURE( CHAR ) PUBLIC;
  DECLARE CHAR BYTE:
  CALL GATESKEEPER( B. CHAR. Ø. Ø. Ø);
  RETURN:
END;
OUTSLINE: PROCEDURE( LINESPTR ) PUBLIC;
  DECLARE LINESPTR POINTER;
  /* LINE MUST END WITH
  /* AND BE LESS THAN 80 CHAR
  CALL GATESKEEPER( 9. Ø. Ø. LINESPTR);
  RETURN;
END:
OUTSNUM: PROCEDURE( NUM ) PUBLIC; /** NUM IS BYTE **/
  DECLARE NUM BYTE:
  CALL GATESKEEPER( 10. NUM. 0. 0. 0);
  RETURN;
END:
OUTSDNUM: PROCEDURE( DNUM ) PUBLIC; /** DNUM IS WORD **/
  DECLARE DNUM WORD:
                     /** DOUBLE BYTE **/
  CALL GATE$KEEPER( 11. Ø. DNUM. Ø. Ø );
  RETURN;
END:
PREEMPT: PROCEDURE ( PROCSID ) PUBLIC;
  DECLARE PROCSID BYTE;
  CALL GATESKEEPER( 7. PROCSID. Ø. Ø. Ø );
  RETURN;
END; /* PREEMPT */
INSCHAR: PROCEDURE (RETSPTR) PUBLIC;
  DECLARE RETSPTR POINTER;
  CALL GATEKEEPER (12, Ø, Ø, RETSPTR);
END;
```





#### APPENDIX J

# USER PROCESSES I

This appendix has three parts. It contains the source code for one of the user initial processes, INIT1.SRC. The source code in file, PROC1.SRC, is provided. They are separately compiled with the LARGE attribute. They are linked into PO1.LNK and the memory map from file, PO1.MP2, is provided. The executable code file PO1 is loaded onto one of the SBC's.



```
INITIAL PROCESSS P-1
  THE CODE SEGMENT OF THIS MODULE WILL BE OVERLAYED ON
/* A SEGMENT RESERVED BY THE OS. THIS INITIAL PROCESS
  WILL CREATE ALL THE PROCESS THAT WILL RESIDE ON A REAL*/
 PROCESSOR. ALL CALL TO CREATESPROCESS MUST BE MADE
  FOR EACH PROCESS.
                                         #/
                                         */
/*---
  CALLS MADE TO: CREATESPROC & AWAIT(TO BLOCK INIT)
INITSMODULE: DO:
CREATESPROC: PROCEDURE ( PROCSID. PROCSPRI.
           PROC$STACK$LOC, PROC$IP, PROC$CS ) EXTERNAL;
  DECLARE ( PROCSID, PROCSPRI ) BYTE,
   (PROC$STACK$LOC. PROC$IP. PROC$CS) WORD;
      END:
  AWAIT: PROCEDURE( EVC$ID, VALUE ) EXTERNAL;
    DECLARE EVCSID BYTE.
          VALUE WORD;
  END:
INIT: PROCEDURE PUBLIC:
/* * * USER AREA OF RESPONSIBILITY * * * * * /
  MUST MAKE CALL FOR EACH PROCESS TO BE CREATED.
                                     USER
/* PROVIDES ALL PARAMETERS.
CALL CREATESPROC( 1. 253. 7000H. 06H. 720H );
* * * END OF USER RESPONSIBLITY * * *
/★ THIS STATEMENT BLOCKS THIS PROCESS AND ALLOWS ★/
/* THE NEWLY CREATED PROCESSES TO BE SCHEDULED. */
CALL AWAIT( ØFEH. 1 );
END; /* PROCEDURE */
END; /* MODULE */
```



**/\*\*\*\*\*\*\*\*\*\*** \<del>\</del> PARAMETERS: (BYTE) DESIRED ID FOR PROCESS. 'FE' IS RESERVED. PROCSID: HIGH IS Ø. PROCSPRI: (BYTE) DESIRED PRIORITY. LOW IS 255. PROC\$STACK\$LOC: (WORD) ABSOLUTE ADDRESS OF STACK. MUST HAVE ACCESS TO 120H BYTES OF FREE SPACE. USER PROCESS MUST BE CODED IN PROCEDURE BLOCK. THE OS PROVIDES STACK OF 110H BYTES. (WORD) USER PROCESS STARTING ADDRESS OFFSET. PROCSIP: PROC\$CS: (WORD) USER PROCESS STARTING ADDRESS BASE. 



```
/*
                                    KLINEF 6-1-82
                                                     #/
   PROCESS 1 MODULE
/*.
14
   THIS IS BASED ON THE ORIGINAL DEMONSTRATION THAT COX
                                                     */
/*
                                                     */
  HAN.
/*
                                                     半/
/* IMPORTANT! AFTER LINKING AND LOCATING THIS MODULE,
                                                     */
                                                     #/
/* THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK LABEL.
/* 'P1' MUST BE REFLECTED IN THE INITIAL PROCESS IN FILE:
                                                     */
                                                     */
/# INIT1.SRC
CSUPPSMODULE: DO:
  DECLARE
            I
               WORD;
            CR LITERALLY 'ØDH',
  DECLARE
            LF LITERALLY 'ØAH';
  DECLARE K WORD;
  DECLARE CSUPP BYTE DATA(33);
DECLARE FLDES BYTE DATA(44);
  DECLARE NEW BYTE DATA (99H);
DECLARE
     MSG1(*) BYTE INITIAL ('PROC #1. INITIAL ENTRY INTO'.
     'CLUTTER SUPPRESSION',10,13,'%'),
MSG2(*) BYTE INITIAL('PROC #1. WAIT FOR DATA READY',
10,13,'%'),
      MSG3(*) BYTE INITIAL('PROC #1. PERFORMING CLUTTER'.
          SUPPRESSION: FRAME # %'),
      MSG4(*) BYTE INITIAL ( PROC #1. ADVANCE FILTER ',
         'DESIGN EVENT COUNT',10,13, '%').
      MSG5(*) BYTE INITIAL ('PROC #1. CALLED READ TWICE.',
           RETURNED: %'),
      MSG6(*) BYTE INITIAL ('PROC #1. CALLED TICKET'.
         TWICE. SECOND VALUE RETURNED: %1).
      MSG7(*) BYTE INITIAL(10.13.'%');
```



AWAIT: PROCEDURE (EVCSID, AWAITEDS VALUE) EXTERNAL; DECLARE EVESID BYTE. AWAITEDSVALUE WORD: END: ADVANCE: PROCEDURE (EVCSID) EXTERNAL; DECLARE EVCSID BYTE; END: CREATESEVC: PROCEDURE( NAME ) EXTERNAL; DECLARE NAME BYTE; END: CREATESSEQ: PROCEDURE( NAME ) EXTERNAL; DECLARE NAME BYTE; END: TICKET: PROCEDURE( NAME ) WORD EXTERNAL; DECLARE NAME BYTE; END: READ: PROCEDURE( NAME ) WORD EXTERNAL; DECLARE NAME BYTE: END: OUT\$CHAR: PROCEDURE(CHAR) EXTERNAL; DECLARE CHAR BYTE: END: OUT\$NUM: PROCEDURE( NUM ) EXTERNAL; DECLARE NUM BYTE; END:

END:

OUT\$LINE: PROCEDURE( LINE\$PTR ) EXTERNAL; DECLARE LINESPTP POINTER: END;



```
/**********************************
P1: PROCEDURE PUBLIC;
  CALL OUTSLINE (@MSG1);
  /* CREATE SYNCHRONIZATION PRIMITIVES */
  CALL CREATESEVC(CSUPP);
  CALL CREATESEVC(FLDES);
  /* CALL READ AS A TEST */
  K = READ(CSUPP);
  CALL OUTSLINE ( @MSG5 );
  CALL OUTSDNUM( K );
  CALL OUTSLINE (@MSG7);
  /* CREATE SEQUENCER PRIMITIVES */
  CALL CREATESSEQ(NEW);
  /* CALL TICKET TWICE AS A TEST
                                 */
  K = TICKET(NEW);
  K = TICKET(NEW);
  CALL OUTSLINE (GMSG6);
  CALL OUTSDNUM( K );
  CALL OUTSLINE (@MSG7);
  /* PROCESS 1 LOOP BEGINS HERE
  I = 1:
  DO WHILE (I <= ØFFFFH);
     CALL OUTSLINE (GMSG2);
     CALL AWAIT (CSUPP.I);
     I = I + 1; /* <===== */
     CALL OUT$LINE(@MSG3);
     CALL OUTSDNUM(I);
     CALL OUTSLINE (@MSG7);
     DO K = Ø TO 1000;
        CALL TIME (250);
     END;
     CALL OUTSLINE (@MSG4);
     CALL ADVANCE (FLDES);
  END; /* WHILE */
END; /* P1 */
END; /* MODULE */
```



ISIS-II MCS-36 LCCATER, V1.1 INVOKED PYLOC86 PC1.LNK ADDRESSES (SEGMENTS (&
INITMODULE CODE (02200H).&
CSUPPMODULE DATA (07500H).&
GATEMOD CODE (07700H).&
GATEMOD DATA (079E0H).&
STACK (07000H))&
SEGSIZE (STACK (100H))&
RS (0 TO 27FFH)

SYMBOL TABLE OF MODULE INITMODULE READ FROM FILE PØ1.LNK WRITTEN TO FILE :FØ:PØ1

BASE	OFFSET	TYPE	SYMBOL	BASE	OFFSET	TYPE	SYMBOL
0280H 0770H 0770H	0002H 022DH 01EBF	PUB PUB PUB	INIT INDNUM INCHAF	0720H 0770H 0770F	3036H 020CH 0108H	PU3 PU3 PUB	P1 INNUM PREEMPT
0770H 0770H 0770H	01A2H 0164H 00F4H	PUB PUB	OUTLINE CREATEPROC	0770H 2770F 0770F	0185H 0141H 0008H	PUB PUB PUB	CUTNUM CUTCHAR READ
0770H 0770H 0770H	0090H 0056H H3000	PUB PUB	TICKET CPEATEEVC AWAIT	0770H 0770H	0079 <u>H</u> 0033H	PUB PUB	CREATESEO ADVANCE

MEMORY MAP OF MCDULE INITMODULE READ FROM FILE P01.LNK WRITTEN TO FILE :F0:P01

# SEGMENT MAP

START	STOP	LENGTH	ALIG	NNAME	CLASS
02800H	02830H	ØØ31E	W	INITMODULE_COD	CODE
Ø2832H	02832H	2000H	141	INITMODULE_DAT	DATA
07000E	07 0 F F H	Ø100H	'A	STACK	STACK
07200H	2732DE	Ø12EH	W	CSUPPMODULE_CO -DF	CODE
07500H	0761CH	Ø11DH	7∧7	CSUPPMODULE_DA	DATA
07700H 079E0H 079EAH	0794DH 079E9H 079EAH	024FH 000AH 0000H	W W	GATEMOD_CODE GATEMOD_DATA MEMOFY	CODE DATA MEMORY



# APPENDIX K

# USER PROCESSES II

This appendix has three parts. It contains the source code for one of the user initial processes, INIT2.SRC. The source code for user processes in files, PROC2.SRC, PROC3.SRC, and PROC5.SRC is provided. They are all linked into file, PO2.LNK. The executable code file, PO2 is loaded onto one of the SBC's. The memory map in file, PO2.MP2, is also provided.



```
\*********************************
  INITIAL PROCESS P-2,3,5
   THE CODE SEGMENT OF THIS MODULE WILL BE OVERLAYED ON
                                                  */
/* A SEGMENT RESERVED BY THE OS. THIS INITIAL PROCESS
/# WILL CREATE ALL THE PROCESSES THAT WILL RESIDE ON A
/* REAL PROCESSOR. ALL CALLS TO CREATESPROCESS MUST BE */
   MADE FOR EACH PROCESS.
                                                  */
                                                  */
   CALLS MADE TO: CREATESPROC & AWAIT (TO BLOCK INIT)
INITSMODULE: DO:
CREATE $ PROC : PROC EDURE ( PROC $ ID, PROC $ PRI, PROC $ STACK $ LOC, PROC $ IP, PROC $ CS ) EXTERNAL;
  DECLARE ( PROC$ID, PROC$PRI ) BYTE,
    (PROC$STACK$LOC. PROC$IP. PROC$CS) WORD;
       END:
  AWAIT: PROCEDURE ( EVCSID. VALUE ) EXTERNAL;
     DECLARE EVCSID BYTE.
            VALUE WORD:
  END:
INIT: PROCEDURE PUBLIC;
/*****************
/* * * * USER AREA OF RESPONSIBILITY * * * * * */
/* MUST MAKE CALL FOR EACH PROCESS TO BE CREATED.
                                             USER
/* PROVIDES ALL PARAMETERS.
<del>\********************</del>
CALL CREATESPROC( 2, 245, 7000H, 04H, 720H); CALL CREATESPROC( 3, 253, 9000H, 04H, 920H);
CALL CREATESPROC( 5, 254, 8000H, 06H, 820H);
<mark>/**********</mark>
/*
        * * * END OF USER RESPONSIBLITY * * *
/* THIS STATEMENT BLOCKS THIS PROCESS AND ALLOWS */
/* THE NEWLY CREATED PROCESSES TO BE SCHEDULED. */
CALL AWAIT ( ØFEH. 1 );
END; /* PROCEDURE */
END; /* MODULE */
```





```
/***********
                                   KLINEF 6-2-82
/* PROCESS 2 MODULE
/*----*/
/* THIS IS BASED ON THE ORIGINAL DEMONSTRATION THAT COX
/* RAN.
/#
                                                */
/* IMPORTANT! ONCE THIS MODULE IS LINKED AND LOCATED.
                                                #/
/* THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK LABEL.
                                                */
/* 'PØ2' MUST BE REFLECTED IN THE INITIAL PROCESS IN FILE: */
/* INIT2.SRC
/****************
FLDES $MODULE: DO;
  DECLARE I
              WORD:
  DECLARE Z
              BYTE;
  DECLARE CSUPP BYTE DATA (33):
  DECLARE FLDES BYTE DATA(44);
DECLARE
    MSG1(*) BYTE INITIAL ('PROC #2. INITIAL ENTRY INTO'.
        FILTER DESIGN', 13, 10, '%').
     MSG2(*) BYTE INITIAL ('PROC #2. WAIT FOR DATA READY'.
       13,10, (%'),
    MSG3(*) BYTE INITIAL ('PROC #2. PERFORMING FILTER ',
        DESIGN ON FRAME # % ().
    MSG4(*) BYTE INITIAL ('PROC #2. ADVANCE CLUTTER '.
        SUPPRESSION EVENT COUNT', 10, 13, '%').
    MSG5(*) BYTE INITIAL(10,13,'%');
AWAIT: PROCEDURE (EVCSID. AWAITEDS VALUE) EXTERNAL;
  DECLARE EVCSID BYTE.
     AWAITEDSVALUE WORD;
END:
ADVANCE: PROCEDURE (EVC$ID) EXTERNAL;
  DECLARE EVCSID BYTE;
END;
CREATESEVC: PROCEDURE(NAME) EXTERNAL;
  DECLARE NAME BYTE:
END;
OUT$LINE: PROCEDURE(PTR) EXTERNAL;
  DECLARE PTR POINTER:
END:
```



```
OUTSDNUM: PROCEDURE(DNUM) EXTERNAL;
  DECLARE DNUM WORD;
END;
P2: PROCEDURE PUBLIC:
  CALL OUTSLINE (@MSG1);
   /* CREATE THE SYNCHRONIZATION PRIMITIVES #/
  CALL CREATESEVC(CSUPP);
  CALL CREATESEVC(FLDES);
  \<del>*</del>**************
  /* BEGIN PROCESS 2 LOOP HERE
  I = \emptyset;
  DO WHILE (I <= ØFFFFH);
     CALL OUTSLINE (@MSG2);
     CALL AWAIT (FLDES, I);
     I = I + 1;
     CALL OUT$LINE(@MSG3);
     CALL OUTSDNUM(I);
     CALL OUTSLINE (@MSG5);
     DO Z = \emptyset TO 100;
        CALL TIME(250);
     END:
     CALL OUTSLINE (CMSG4);
     CALL ADVANCE (CSUPP);
  END; /* WHILE */
     /* P2 */
END;
END; /*MODULE */
```



```
<u>/*******************</u>/
/* PROCESS 3 MODULE
/* IMPORTANT! ONCE THIS MODULE IS LINKED AND LOCATED.
/# THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK LABEL,
/* 'PØ3' MUST BE REFLECTED IN THE INITIAL PROCESS IN FILE:*/
/* INIT2.SRC.
\<del>*</del>***************
FLDES3$MODULE: DO:
  DECLARE
           Ī
              WORD:
           CR LITERALLY 'ØDH'
  DECLARE
            LF LITERALLY 'OAH';
  DECLARE
            Z BYTE:
  DECLARE
           FLDES BYTE DATA(44);
DECLARE
     MSG1(*) BYTE INITIAL ('PROC #3. INITIAL ENTRY', INTO FILTER DESIGN PART 2',10,13,'%'),
     MSG2(*) BYTE INITIAL ('PROC #3. WAIT FOR DATA'.
         READY',10,13,'%').
     MSG3(*) BYTE INITIAL ('PROC #3. PERFORMING PART 2'.
         FILTER DESIGN ON FRAME # %').
     MSG4(*) BYTE INITIAL(10.13.'%');
AWAIT: PROCEDURE (EVC$ID, AWAITED$ VALUE) EXTERNAL;
  DECLARE EVCSID BYTE.
     AWAITEDSVALUE WORD;
END:
ADVANCE: PROCEDURE (EVCSID) EXTERNAL;
  DECLARE EVCSID BYTE;
END:
CREATESEVC: PROCEDURE(NAME) EXTERNAL;
  DECLARE NAME BYTE:
END:
OUTSLINE: PROCEDURE(PTR) EXTERNAL;
  DECLARE PTR POINTER;
END;
OUTSDNUM: PROCEDURE(DNUM) EXTERNAL;
  DECLARE DNUM WORD;
END:
```



```
P3: PROCEDURE PUBLIC;
  CALL OUT$LINE(@MSG1);
  /* CREATE THE SYNCHRONIZATION PRIMITIVES */
  CALL CREATESEVC(FLDES);
  */
  /* PROCESS 3 LOOP BEGINS HERE
  I = 1;
  DO WHILE (I <= ØFFFFH);
    CALL OUTSLINE (@MSG2);
    CALL AWAIT (FLDES, I);
    I = I + 1;
    CALL OUT$LINE(@MSG3);
    CALL OUTSDNUM(I);
    CALL OUT$LINE(@MSG4);
    DO Z = \emptyset TO 5\emptyset;
       CALL TIME(250);
    END:
  END; /* WHILE */
END; /* P3 */
END; /*MODULE */
```



```
PROCESS 5 MODULE
/#
/* THIS PROCESS ACCOMPLISHES TESTS OF THE OPERATING SYSTEM*/
/* NOT YET DONE. ALL OF THE NEWLY ADDED INPUT SERVICES #/
/* WILL BE TESTED HERE BEFORE THE PROCESS GOES INTO IT'S
                                                    #/
/* LOOP. THIS INCLUDES PREEMT.
/* THIS PROCESS ACTS ON DATA LOCATED IN A BUFFER IN
                                                    */
/* SHARED COMMMON MEMORY. PROCESS 4 . RESIDENT IN SOME
                                                    ¥/
/# OTHER CPU. WILL OUTPUT THE DATA AFTER IT HAS BEEN PRO-
                                                    1/ 2/
                                                    */
/* CESSED. THE EFFECT WILL BE EVIDENT ON THE SCREEN IF
                                                    4/
/* THEY COORDINATE CORRECTLY.
/#
                                                    #/
/* IMPORTANT! AFTER LINKING AND LOCATING THIS MODULE.
                                                    #/
/* MAKE SURE THE APSOLUTE ADDRESS OF THE PROCEDURE BLOCK
                                                    #/
/* LABEL, 'PØ5', HAS BEEN REFLECTED IN THE INITIAL PRO-
                                                    */
/* CESS IN FILE INIT2.WRK
                                                    * /
PROC5$MODULE: DO:
DECLARE
 T
                 BYTE. K WORD.
                 LITERALLY 'OFFH'
 FOREVER
 MONITOR
                 LITERALLY 'OFEH'.
 INCHR
                 BYTE.
                 WORD,
 WCRDSVALUE
                 BYTE.
 BYTESVALUE
 GLOBALSBUFFER (70) BYTE AT (0E0700H).
 LOCALSBUFFER (70) BYTE,
                 BYTE INITIAL (10H).
 PROC4$5$EVC1
 PROC4$5$EVC2
                 BYTE INITIAL (11H);
\<del>********************</del>
DECLARE
  MSG1(*) BYTE INITIAL ('PROC #5. INITIAL ENTRY%').
  MSG2(*) BYTE INITIAL(10,13, 'PROC #5. PROCESSING DATA',
      IN SHARED BUFFER% ().
  MSG3(*) BYTE INITIAL(10,13, 'PROC #5. FINISHED PROCESS',
     'ING'.13,10.'%').
  MSG4(*) BYTE INITIAL(10,13, 'DO YOU WANT TO PREEMPT THE',
       MONITOR (Y OR N)?%').
  MSG9(*) BYTE INITIAL(10,13.\%);
AWAIT: PROCEDURE (EVC$ ID, AWAITED $ VALUE) EXTERNAL;
  DECLARE EVCSID BYTE, AWAITEDSVALUE BYTE;
END;
```



ADVANCE: PROCEDURE (EVC\$ID) EXTERNAL;
DECLARE EVC\$ID BYTE;

END:

CREATESEVC: PROCEDURE(NAME) EXTERNAL;
DECLARE NAME BYTE;

END:

CREATE\$SEQ: PROCEDURE(NAME) EXTERNAL;
DECLARE NAME BYTE;

END:

OUT\$CHAP: PROCEDURE(CHAR) EXTERNAL; DECLARE CHAR BYTE;

END:

INSCHAR: PROCEDURE(RETSPTR) EXTERNAL;
DECLARE RETSPTR POINTER;

END;

PREEMPT: PROCEDURE(VP\$ID) EXTERNAL;
DECLARE VP\$ID BYTE;

END;

OUT \$LINE: PROCEDURE (PTR) EXTERNAL;
DECLARE PTR POINTER;

END:

IN\$NUM: PROCEDURE(RET\$PTR) EXTERNAL;
DECLARE RET\$PTR POINTER;

END;

INSDNUM: PROCEDURE(RETSPTR) EXTERNAL;
DECLARE RETSPTR POINTER;

END;

OUT \$DNUM: PROCEDURE (WORDS) EXTERNAL; DECLARE WORDS WORD;

END:

OUTSNUM: PROCEDURE(BYT) EXTERNAL;
DECLARE BYT BYTE;

END;



```
P5: PROCEDURE PUBLIC;
  CALL OUTSLINE (@MSG1);
   CALL CREATESEVC(PROC455SEVC1);
  CALL CREATESEVC (PROC455$EVC2);
  DO I = \emptyset TO 69;
     GLOBALSBUFFER(I) = '.';
  END:
  GLOBALSBUFFER(\emptyset) = 'X':
  K = \emptyset:
   */
   /* PROCESS 5 LOOP BEGINS HERE
  DO WHILE FOREVER;
      CALL AWAIT (PROC4$5$EVC1.K);
     IF K = 35 THEN CALL PREEMPT(MONITOR);
     K = K + 1;
     CALL OUTSLINE (QMSG2);
     DO I = \emptyset TO 69;
        LOCAL$BUFFER(I) = GLOBAL$BUFFER(I);
     END:
     I = \emptyset;
     DO WHILE LOCAL $BUFFER(I) <> 'X';
        I = I + 1;
     END;
     IF I = 69 THEN LOCAL$BUFFER(0) = 'X';
ELSE LOCAL$BUFFER(I + 1) = 'X';
     LOCALSBUFFER(I) =
     DO I = \emptyset TO 69;
        GLOBALSBUFFER(I) = LOCALSBUFFER(I);
      END:
      CALL OUTSLINE (@MSG3);
     CALL ADVANCE (PROC4 $5$ EV C2);
   END; /* DO FOREVER */
END; /* P5 */
END; /* PROC5$MODULE */
```



ISIS-II MCS-86 LOCATER, V1.1 INVOKED BY:
LOC86 P@2.LNK ADDRESSES SEGMENTS(&
INITMODULE\_CODE(@2800H),&
FLDESMODULE\_CODE(@7200H),&
FLDESMODULE\_DATA(@7500H),&
GATEMOD\_CODE(@7700H),&
PROC5MODULE\_CODE(@8200H),&
PROC5MODULE\_CODE(@8200H),&
FLDES3MODULE\_CODE(@9200H),&
FLDES3MODULE\_CODE(@9200H),&
FLDES3MODULE\_DATA(@9500H),&
STACK(@7000H))&
SEGSIZE(STACK(100H))&
RS(0 TO 27FFH)

SYMBOL TABLE OF MODULE INITMODULE READ FROM FILE PØ2.LNK WRITTEN TO FILE : FØ: PØ2

BASE	OFFSET	TYPE	SYMBOL	BASE	OFFSET	TYPE	SYMBOL
Ø28ØH	0002H	PUP	INIT	0720E	0004H	PUB	P2
Ø920H	0004H	PUB	P3	0820F	0006H	PUB	P5
0770H	Ø22DF	PUR	MUNGNI	077 AH	220CH	PUB	INNUM
0770E	Ø1EBH	PUB	INCHAR	0770E	Ø108H	PUB	PREEMPT
0770H	@1A8H	PUB	OUTDNUM	077 Ø H	0185H	PUB	OUTNUM
Ø77ØH	2164H	PUE	OUTLINE	0770E	Ø141H	PUB	OUTCHAR
Ø770H	ØØF4H	PU3	CREATEPROC	0770H	ØØCSH	PUB	READ
2772H	009CH	PUB	TICKFT	6226E	0079H	PUB	CREATESEQ
0770H	0056H	PUB	CREATEEVC	0770H	0033H	PUB	ADVANCE
0770H	ØØØEH	PUB	AWAIT				

MEMORY MAP OF MODULE INITMODULE READ FROM FILE PØ2.LNK WRITTEN TO FILE : FØ: PØ2



# SEGMENT MAP

START	STCP	LENGTH	ALIG	NAME	CLASS
02800H	0285FH	205FH	"Al	INITMODULE_COD	CODE
Ø286ØH	02860H	0000H	'n	INITMODULE_DAT	DATA
07000H 07200H	070FFE 07235H	0100H 0036H		STACK FLDESMODULE_CO -DF	STACK CODE
07500H	075B5H	ØØB6H	M	FLDESMODULE_DA	DATA
07700H 079E0H 08200H	0794DH 079E9H 08341H	024FH 000AH 0142H		GATEMOD_CODE GATEMOD_DATA PROCEMODULE_CO -DE	CODE DATA CODE
Ø85ØØH	Ø85E6H	Ø <b>Ø</b> E79	W	PROC5MODULE_DA	DATA
09200H	Ø9296H	2097H	14	FLDES3MODULE_C	CODE
09500H	0958FH	ZZ	W	FLDES3MODULE_D	DATA
E0700H E0746H	E0745H E0746H	0046H 0000H	A W	(ABSOLUTE) MEMORY	MEMORY



### APPENDIX L

## USER PROCESSES III

This appendix has three parts. It contains the source code for one of the user initial processes, INIT3.SRC. The source code for user processes in file, PROC4.SRC, is provided. They are all linked into file, PO3.LNK. The executable code file, PO3 is loaded onto one of the SBC's. The memory map in file, PO3.MP2, is also provided.



```
INITIAL PROCESSS
/*--
                                                #/
   THE CODE SEGMENT OF THIS MODULE WILL BE OVERLAYED ON
                                                #/
1#
   A SEGMENT RESERVED BY THE OS. THIS INITIAL PROCESS
   WILL CREATE ALL THE PROCESS THAT WILL RESIDE ON A REAL*/
   PROCESSOR. ALL CALL TO CREATESPROCESS MUST BE MADE
   FOR EACH PROCESS.
                                                */
                                                */
/*
   CALLS MADE TO: CREATESPECC & AWAIT (TO BLOCK INIT)
                                                */
/********************************
INITSMODULE: DO;
CREATESPROC: PROCEDURE ( PROCSID, PROCSPRI,
             PROC$STACK$LOC, PROC$IP, PROC$CS ) EXTERNAL;
  DECLARE ( PROCSID, PROCSPRI ) BYTE, (PROCSSTACKSLOC, PROCSIP, PROCSCS) WORD;
       END:
  AWAIT: PROCEDURE ( EVCSID, VALUE ) EXTERNAL;
     DECLARE EVCSID BYTE.
           VALUE
                 WORD;
  END:
INIT: PROCEDURE PUBLIC;
<u>/********************</u>
  * * * USER AREA OF RESPONSIBILITY * * * * * */
   MUST MAKE CALL FOR EACH PROCESS TO BE CREATED.
                                           USER
/* PROVIDES ALL PARAMETERS.
/****************************
  CALL CREATESPROC(4. 5, 7000H, 06H, 0720H);
* * * END OF USER RESPONSIBLITY * * *
<u>/*********************</u>
/* THIS STATEMENT BLOCKS THIS PROCESS AND ALLOWS */
/* THE NEWLY CREATED PROCESSES TO BE SCHEDULED. */
CALL AWAIT( ØFEH. 1 );
END; /* PROCEDURE */
END: /* MODULE */
```



PARAMETERS: DESIRED ID FOR PROCESS. 'FE' IS RESERVED. PROCSID: (BYTE) DESIRED PRIORITY. PROCS PRI: HIGH IS 0. LOW IS 255. PROC\$STACK\$LOC: (WORD) ABSOLUTE ADDRESS OF STACK. MUST HAVE ACCESS TO 120H BYTES OF FREE SPACE. USER PROCESS MUST BE CODED IN PROCEDURE BLOCK. THE OS PROVIDES STACK OF 110H BYTES. (WORD) USER PROCESS STARTING ADDRESS OFFSET. PROCSIP: PROC\$CS: (WORD) USER PROCESS STARTING ADDRESS BASE. 



```
PROCESS 4 MODULE
                                  KLINEF 6-2-82 #/
   IMPORTANT! AFTER LINKING AND LOCATING THIS MODULE.
/*
/* MAKE SURE THE ABSOLUTE ADDRESS OF THE PROCEDURE BLOCK */
/* LABEL, 'PØ5', HAS BEEN REFLECTED IN THE INITIAL PRO-
/* CESS IN FILE INIT2.WRK
<u>/********************</u>/
PROC4 SMODULE: DO:
DECLARE
               BYTE, K WORD.
(I,J)
               LITERALLY 'ØFFH'
 FOREVER
 GLOBALSBUFFER (70) BYTE AT (@E@70@H).
 LOCALSPUFFER (70) BYTE.
 PROC4S5SEVC1
              BYTE INITIAL (10H).
 PROC4555EVC2
               BYTE INITIAL (11H);
DECLARE
  MSG9(*) BYTE INITIAL(10,13. %');
AWAIT: PROCEDURE (EVC$ ID, AWAITED $VALUE) EXTERNAL;
  DECLARE EVCSID BYTE. AWAITEDSVALUE BYTE;
END:
ADVANCE: PROCEDURE (EVCSID) EXTERNAL;
  DECLARE EVC$ID BYTE;
END:
CREATESEVC: PROCEDURE (NAME) EXTERNAL;
  DECLARE NAME BYTE;
END:
OUTSCHAR: PROCEDURE (CHAR) EXTERNAL;
  DECLARE CHAR BYTE;
END:
OUT$LINE: PROCEDURE(PTR) EXTERNAL;
  DECLARE PTR POINTER;
END:
```



P4: PROCEDURE PUBLIC; CALL CREATESEVC(PROC4\$5\$EVC1); CALL CREATESEVC(PROC4\$5\$EVC2); /\* PROCESS 5 LOOP BEGINS HERE  $K = \emptyset \emptyset \emptyset 1 H;$ DO WHILE FOREVER; CALL AWAIT (PROC4\$5\$EVC2.K); K = K + 1;DO I =  $\emptyset$  TO 69; LOCALSBUFFER(I) = GLOBALSBUFFER(I); END; DO I = Ø TO 69; CALL OUTSCHAR (LOCALSBUFFER (I)); END; CALL OUTSLINE (GMSG9); DO I =  $\emptyset$  TO 255; CALL TIME (250); END: CALL ADVANCE(PROC455\$EVC1); END; /\* DO FOREVER \*/ END; /\* P4 \*/

END; /# PROC4\$MODULE #/



ISIS-II MCS-86 LOCATER, V1.1 INVOKED BY:

LOC86 PØ3.LNK ADDRESSES (SEGMENTS (&

INITMODULE CODE(02800H),& PROC4MODULE CODE(7200H),&

PROC4MODULE DATA (7500H),&

STACK (7000H))&

SEGSIZE(STACK(100H))&

PS(@ TO 71FFH)

WARNING 56: SEGMENT IN RESERVED SPACE

SEGMENT: INITMODULE\_CODE

WARNING 56: SEGMENT IN RESERVED SPACE

SEGMENT: STACK

SYMBOL TABLE OF MODULE INITMODULE

READ FROM FILE PC3.LNK WRITTEN TO FILE : F0: P03

BASE	OFFSET	TYPE	SYMBOL	BASE	OFFSET	TYPE	SYMBOL
0280H 0755H 0755H 0755H 0755H 0755H 0755H	0002H 022DH 01EBH 01ASH 0164H 00F4H 009CH	PUB PUB PUB PUB PUB PUB	INIT INDNUM INCHAR OUTDNUM OUTLINE CREATEPROC TICKET	0720H 0755H 0755H 0755H 0755H 0755H 0755H	0006H 020CH 01C8H 0185H 0141H 00C8H 0079H	PUB PUB PUB PUB PUB PUB	P4 INNUM PREEMPT OUTNUM CUTCHAR READ CREATESEO
0755H 0755H	0056H 000EH	PUB PUB	CREATEEVC AWAIT	Ø755H	0033H	PUB	ADVANCE

MEMORY MAP OF MODULE INITMODULE READ FROM FILE P03.LNK WRITTEN TO FILE :F0:P03

#### SEGMENT MAP

START STOP	LENGTH A	LIGN NAME	CLASS
02800H 02830H	0031H	W INITMODULE_COD -E	CODE
07000H 270FFH 07202H 272C2H	0100E 00C3H	W STACK W PROC4MODULE_CO	STACK CODE
072C4H 072C4H	0000H	W INITMODULE_DAT	DATA
Ø72C4H         Ø72CDH           Ø75ØØH         Ø754EH	000AH 004FH	W GATEMOD DATA W PROC4MODULE_DA -TA	DATA DATA
07550H 0779DH E0700H E0745H E0746H E0746H	024 FH 0046H 0030H	W GATEMOD CODE A (ABSOLUTE) W MEMORY	CODE MEMORY



### LIST OF REFERENCES

- 1. INTEL Corporation, The 8086 Family User's Manual, October 1979.
- 2. INTEL Corporation, iSBC 86/12 Single Board Computer Hardware Reference Manual, 1976.
- 3. INTEL Corporation, ISIS-II User's Guide, 1978.
- 4. INTEL Corporation, 8086 Family Utilities User's Guide for 8080/8085 Based Development Systems, 1980.
- 5. INTEL Corporation, MCS-86 Macro Assembly Language Reference Manual, 1979.
- 6. INTEL Corporation, MSC-86 Assembler Operating Instructions fo ISIS-II Users, 1978.
- 7. INTEL Corporation, <u>ISIS-II PL/M-86 Compiler Operator's Manual</u>, 1978.
- 8. INTEL Corporation, <u>PLM-86 Programming Manual for 8080/8085 Based Development Systems</u>, 1980.
- 9. Reed, D.P. and Kanodia, R.J., "Synchronization with Eventcounts and Sequencers", Communication of the ACM, v. 22, p. 115-123, February 1979.
- 10. Wasson, W.J., <u>Detailed Design of the Kernel of a Real-Time Multiprocessor Operating System</u>, M.S. Thesis, Naval Postgraduate School, June 1980.
- 11. Rapantzikos, D.K., Detailed Design of the Kernel of a Real-Time Multiprocessor Operating System, M.S. Thesis, Naval Postgraduate School, March 1981.
- 12. Cox, E.R., A Real-Time, Distributed Operating System for a Multiple Computer System, M.S. Thesis, Naval Postgraduate School, December 1981.
- 13. Saltzer, J.H., <u>Traffic Control in a Multiplexed Computer System</u>, Ph.D Thesis, Massachusetts Institute of Technology, 1966.
- 14. Guillen, L.A., A Tactical System Emulator for a Distributed Micro-computer Architecture, M.S. Thesis, Naval Postgraduate School, June 1979.



# INITIAL DISTRIBUTION LIST

		No. of	copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314	2	
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93940	2	
3.	Department Chairman, Code 52 Department of Computer Science Naval Postgraduate School 93940	1	
4.	Dr. M. L. Cotton, Code 62Cc Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1	
5.	Dr. Uno R. Kodres, Code 52Kr Deparment of Computer Science Naval Postgraduate School Monterey, California 93940	3	
6.	United States Military Academy AAD - Office of the Dean ATTN: CPT Stephen Klinefelter West Point, New York 10996	2	
7.	Daniel Green, Code 20E Naval Surface Weapons Center Dahlgren, Virginia 22449	1	
8.	Commander J. Donegan, USN PMS 40DBY Naval Sea Systems Command Washington, D.C. 20362	1	







Thesis 198827 K5845 Klinefelter

K5845

Implementation of a real-time, distributed operating system for a multiple computer system.

26 AUG 83 21 NOV 83 19 DEC 83

WOV 25 '83

29085

Thesis K5845

c.1

198327

Klinefelter Implemen

Implementation of a real-time, distributed operating system for a multiple computer system.

